# **NOVA Microhypervisor Interface Specification**

Udo Steinberg udo@hypervisor.org

May 19, 2022

Copyright © 2006–2011 Udo Steinberg, Technische Universität Dresden

Copyright © 2012–2013 Udo Steinberg, Intel Corporation

Copyright © 2014–2016 Udo Steinberg, FireEye, Inc.

Copyright © 2019-2022 Udo Steinberg, BedRock Systems, Inc.

This specification is provided "as is" and may contain defects or deficiencies which cannot or will not be corrected. The author makes no representations or warranties, either expressed or implied, including but not limited to, warranties of merchantability, fitness for a particular purpose, or non-infringement that the contents of the specification are suitable for any purpose or that any practice or implementation of such contents will not infringe any third party patents, copyrights, trade secrets or other rights.

The specification could include technical inaccuracies or typographical errors. Additions and changes are periodically made to the information therein; these will be incorporated into new versions of the specification, if any.

# Contents

	Int	roduction	•						
1	Syst	tem Architecture	:						
II	Il Basic Abstractions								
2	Kerr	nel Objects	4						
	2.1	Protection Domain	4						
		2.1.1 Object Space	4						
		2.1.2 Memory Space	4						
		2.1.3 I/O Port Space	4						
	2.2	2.1.4 MSR Space	4						
	2.2	Execution Context							
	2.3 2.4	Scheduling Context							
	2.4	Semaphore							
	2.3	Semaphore	(						
3	Hard	dware Resources	-						
	3.1	System Time Counter	-						
4	Data	Types	ç						
	4.1	Capability	(						
		4.1.1 Null Capability	(						
		4.1.2 Object Capability	9						
		4.1.2.1 PD Object Capability	(						
		4.1.2.2 EC Object Capability	,						
		4.1.2.3 SC Object Capability	10						
		4.1.2.5 SM Object Capability	1( 1(						
		4.1.3 Memory Capability	10						
		4.1.4 I/O Port Capability	10						
		4.1.5 MSR Capability	10						
	4.2	Capability Selector	1						
	4.3	User Thread Control Block	12						
		4.3.1 Regular Layout	12						
		4.3.2 Architectural Layout	12						
	4.4	Message Transfer Descriptor	13						
		4.4.1 Regular IPC	13						
		4.4.2 Architectural IPC	13						
	4.5	Scheduling Context Descriptor	14						
5	Нур	ercalls	15						
	5.1	Definitions	1.						
		5.1.1 Hypercall Numbers	15						
		5.1.2 Status Codes	1.						
		5.1.3 Space Type	17						

		5.1.4 Access Type		16
	5.2	Communication		17
		5.2.1 IPC Call		17
		5.2.2 IPC Reply		18
	5.3	Object Creation		19
		5.3.1 Create Protection Domain		19
		5.3.2 Create Execution Context		20
		5.3.3 Create Scheduling Context		22
		5.3.4 Create Portal		23
		5.3.5 Create Semaphore		24
	5.4	±		25
		5.4.1 Control Protection Domain		25
		5.4.2 Control Execution Context		27
		5.4.3 Control Scheduling Context		28
		5.4.4 Control Portal		29
		5.4.5 Control Semaphore		20 30
	5.5	1		31
	3.3			
		5.5.1 Control Hardware		31
		5.5.2 Assign Interrupt		34
		5.5.3 Assign Device		36
	Dani			27
6		oting		37
	6.1	7 r · · · · · · · · · · · · · · · · · ·		37
		6.1.1 ELF Image Loading		37
		6.1.2 Platform Resource Access		37
	<i>-</i> -			39
	6.2			20
	6.2	6.2.1 ELF Image Format		39
	6.2	<ul><li>6.2.1 ELF Image Format</li></ul>		39
	6.2			
	6.2	6.2.2 Initial Configuration		39
	6.2	6.2.2 Initial Configuration          6.2.2.1 Object Space          6.2.2.2 Memory Space		39 39
IV	6.3	6.2.2 Initial Configuration		39 39 40
IV 7	6.3 <b>Ap</b>	6.2.2 Initial Configuration 6.2.2.1 Object Space 6.2.2.2 Memory Space Hypervisor Information Page  pplication Binary Interface  I aarch64	4	39 39 40 41
	6.3 <b>Ap</b>	6.2.2 Initial Configuration 6.2.2.1 Object Space 6.2.2.2 Memory Space Hypervisor Information Page  pplication Binary Interface  I aarch64	4	39 40 41
	6.3 <b>Ap</b>	6.2.2 Initial Configuration 6.2.2.1 Object Space 6.2.2.2 Memory Space Hypervisor Information Page  pplication Binary Interface  I aarch64	4	39 39 40 41 <b>13</b>
	6.3 <b>Ap</b>	6.2.2 Initial Configuration 6.2.2.1 Object Space 6.2.2.2 Memory Space Hypervisor Information Page  pplication Binary Interface  l aarch64 Boot State	4	39 39 40 41 <b>13</b>
	6.3 <b>Ap</b>	6.2.2 Initial Configuration 6.2.2.1 Object Space 6.2.2.2 Memory Space Hypervisor Information Page  pplication Binary Interface  l aarch64 Boot State 7.1.1 NOVA Microhypervisor	4	39 39 40 41 <b>13</b> 44
	6.3 <b>Ap</b>	6.2.2 Initial Configuration 6.2.2.1 Object Space 6.2.2.2 Memory Space Hypervisor Information Page  pplication Binary Interface  l aarch64 Boot State 7.1.1 NOVA Microhypervisor 7.1.1.1 Multiboot v2 Launch	4	39 39 40 41 <b>13</b> 44 44 44
	6.3 <b>Ap</b>	6.2.2 Initial Configuration 6.2.2.1 Object Space 6.2.2.2 Memory Space Hypervisor Information Page  pplication Binary Interface  l aarch64 Boot State 7.1.1 NOVA Microhypervisor 7.1.1.1 Multiboot v2 Launch 7.1.1.2 Multiboot v1 Launch	4	39 39 40 41 <b>13</b> 44 44 44
	6.3 <b>Ap</b>	6.2.2 Initial Configuration 6.2.2.1 Object Space 6.2.2.2 Memory Space Hypervisor Information Page  pplication Binary Interface  l aarch64 Boot State 7.1.1 NOVA Microhypervisor 7.1.1.1 Multiboot v2 Launch 7.1.1.2 Multiboot v1 Launch 7.1.1.3 Legacy Launch 7.1.1.2 Root Protection Domain	4	39 39 40 41 <b>13</b> 44 44 44 44
	6.3 <b>Ap</b> <b>ABI</b> : 7.1	6.2.2 Initial Configuration 6.2.2.1 Object Space 6.2.2.2 Memory Space Hypervisor Information Page  pplication Binary Interface  l aarch64 Boot State 7.1.1 NOVA Microhypervisor 7.1.1.1 Multiboot v2 Launch 7.1.1.2 Multiboot v1 Launch 7.1.1.3 Legacy Launch 7.1.1.2 Root Protection Domain Protected Resources	4	39 39 40 41 44 44 44 44 45 46
	6.3 <b>Ap</b> <b>ABI</b> : 7.1	6.2.2 Initial Configuration 6.2.2.1 Object Space 6.2.2.2 Memory Space Hypervisor Information Page  pplication Binary Interface  l aarch64 Boot State 7.1.1 NOVA Microhypervisor 7.1.1.1 Multiboot v2 Launch 7.1.1.2 Multiboot v1 Launch 7.1.1.3 Legacy Launch 7.1.1.2 Root Protection Domain Protected Resources 7.2.1 Memory Space	4	39 39 40 41 <b>13</b> 44 44 44 45 46
	6.3 <b>Ap</b> <b>ABI</b> : 7.1	6.2.2 Initial Configuration 6.2.2.1 Object Space 6.2.2.2 Memory Space Hypervisor Information Page  pplication Binary Interface  l aarch64 Boot State 7.1.1 NOVA Microhypervisor 7.1.1.1 Multiboot v2 Launch 7.1.1.2 Multiboot v1 Launch 7.1.1.3 Legacy Launch 7.1.1.2 Root Protection Domain Protected Resources 7.2.1 Memory Space Physical Memory	4	39 39 40 41 <b>13</b> 44 44 44 46 46 46
	6.3 <b>Ap</b> <b>ABI</b> 7.1 7.2 7.3	6.2.2 Initial Configuration 6.2.2.1 Object Space 6.2.2.2 Memory Space Hypervisor Information Page   pplication Binary Interface  laarch64 Boot State 7.1.1 NOVA Microhypervisor 7.1.1.1 Multiboot v2 Launch 7.1.1.2 Multiboot v1 Launch 7.1.1.3 Legacy Launch 7.1.1.2 Root Protection Domain Protected Resources 7.2.1 Memory Space Physical Memory 7.3.1 Memory Map	4	39 39 40 41 44 44 44 46 46 46
	6.3 <b>Ap</b> <b>ABI</b> : 7.1	6.2.2 Initial Configuration 6.2.2.1 Object Space 6.2.2.2 Memory Space Hypervisor Information Page   pplication Binary Interface  l aarch64 Boot State 7.1.1 NOVA Microhypervisor 7.1.1.1 Multiboot v2 Launch 7.1.1.2 Multiboot v1 Launch 7.1.1.3 Legacy Launch 7.1.1.3 Legacy Launch 7.1.1.2 Root Protection Domain Protected Resources 7.2.1 Memory Space Physical Memory 7.3.1 Memory Map Virtual Memory Virtual Memory	4	39 39 40 41 <b>13</b> 44 44 44 46 46 46 46
	6.3 <b>Ap</b> <b>ABI</b> 7.1 7.2 7.3	6.2.2 Initial Configuration 6.2.2.1 Object Space 6.2.2.2 Memory Space Hypervisor Information Page   pplication Binary Interface  l aarch64  Boot State 7.1.1 NOVA Microhypervisor 7.1.1.1 Multiboot v2 Launch 7.1.1.2 Multiboot v1 Launch 7.1.1.3 Legacy Launch 7.1.1.3 Legacy Launch 7.1.1.2 Root Protection Domain Protected Resources 7.2.1 Memory Space Physical Memory 7.3.1 Memory Map Virtual Memory 7.4.1 Cacheability Attributes	4	39 39 40 41 44 44 44 46 46 46 46 46
	6.3  Ap  ABI: 7.1  7.2  7.3  7.4	6.2.2 Initial Configuration 6.2.2.1 Object Space 6.2.2.2 Memory Space Hypervisor Information Page   pplication Binary Interface  laarch64 Boot State 7.1.1 NOVA Microhypervisor 7.1.1.1 Multiboot v2 Launch 7.1.1.2 Multiboot v1 Launch 7.1.1.3 Legacy Launch 7.1.1.3 Legacy Launch 7.1.1.2 Root Protection Domain Protected Resources 7.2.1 Memory Space Physical Memory 7.3.1 Memory Map Virtual Memory 7.4.1 Cacheability Attributes 7.4.2 Shareability Attributes	4	39 39 40 41 44 44 44 46 46 46 46 46 46
	6.3  Ap  ABI: 7.1  7.2  7.3  7.4  7.5	6.2.2 Initial Configuration 6.2.2.1 Object Space 6.2.2.2 Memory Space Hypervisor Information Page   pplication Binary Interface  l aarch64  Boot State 7.1.1 NOVA Microhypervisor 7.1.1.1 Multiboot v2 Launch 7.1.1.2 Multiboot v1 Launch 7.1.1.3 Legacy Launch 7.1.1.3 Legacy Launch 7.1.1 Root Protection Domain Protected Resources 7.2.1 Memory Space Physical Memory 7.3.1 Memory Map Virtual Memory 7.4.1 Cacheability Attributes 7.4.2 Shareability Attributes Class Of Service	4	39 39 40 41 <b>13</b> 44 44 44 46 46 46 46 46 46 46 46 46 46
	6.3  Ap  ABI: 7.1  7.2  7.3  7.4	6.2.2. Initial Configuration 6.2.2.1 Object Space 6.2.2.2 Memory Space Hypervisor Information Page   pplication Binary Interface  l aarch64  Boot State 7.1.1 NOVA Microhypervisor 7.1.1.1 Multiboot v2 Launch 7.1.1.2 Multiboot v1 Launch 7.1.1.3 Legacy Launch 7.1.1.3 Legacy Launch 7.1.1 Root Protection Domain Protected Resources 7.2.1 Memory Space Physical Memory 7.3.1 Memory Map Virtual Memory 7.4.1 Cacheability Attributes 7.4.2 Shareability Attributes Class Of Service Event-Specific Capability Selectors	4	3939 339 440 441 <b>44</b> 4 444 444 446 446 446 446 446 446 446
	6.3  Ap  ABI: 7.1  7.2  7.3  7.4  7.5	6.2.2. Initial Configuration 6.2.2.1 Object Space 6.2.2.2 Memory Space Hypervisor Information Page   pplication Binary Interface  I aarch64 Boot State 7.1.1 NOVA Microhypervisor 7.1.1.1 Multiboot v2 Launch 7.1.1.2 Multiboot v1 Launch 7.1.1.3 Legacy Launch 7.1.1.3 Legacy Launch 7.1.1.4 Root Protection Domain Protected Resources 7.2.1 Memory Space Physical Memory 7.3.1 Memory Map Virtual Memory 7.4.1 Cacheability Attributes 7.4.2 Shareability Attributes Class Of Service Event-Specific Capability Selectors 7.6.1 Architectural Events	4	3933940 141 14444444444444444444444444444444
	6.3  Ap  ABI 7.1  7.2  7.3  7.4  7.5  7.6	6.2.2 Initial Configuration 6.2.2.1 Object Space 6.2.2.2 Memory Space Hypervisor Information Page   pplication Binary Interface  I aarch64  Boot State 7.1.1 NOVA Microhypervisor 7.1.1.1 Multiboot v2 Launch 7.1.1.2 Multiboot v1 Launch 7.1.1.3 Legacy Launch 7.1.1.3 Legacy Launch 7.1.2 Root Protection Domain Protected Resources 7.2.1 Memory Space Physical Memory 7.3.1 Memory Map Virtual Memory 7.4.1 Cacheability Attributes 7.4.2 Shareability Attributes Class Of Service Event-Specific Capability Selectors 7.6.1 Architectural Events 7.6.2 Microhypervisor Events	4 	39339339400 <b>113</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>144</b> <b>145</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b> <b>146</b>
	6.3  Ap  ABI: 7.1  7.2  7.3  7.4  7.5	6.2.2 Initial Configuration 6.2.2.1 Object Space 6.2.2.2 Memory Space Hypervisor Information Page  pplication Binary Interface  laarch64 Boot State 7.1.1 NOVA Microhypervisor 7.1.1.1 Multiboot v2 Launch 7.1.1.2 Multiboot v1 Launch 7.1.1.3 Legacy Launch 7.1.1.3 Legacy Launch 7.1.1.4 Root Protection Domain Protected Resources 7.2.1 Memory Space Physical Memory 7.3.1 Memory Map Virtual Memory 7.4.1 Cacheability Attributes 7.4.2 Shareability Attributes 7.4.2 Shareability Attributes Class Of Service Event-Specific Capability Selectors 7.6.1 Architectural Events 7.6.2 Microhypervisor Events Architecture-Dependent Structures	4	39 39 39 44 44 44 44 44 44 44 44 44 44 44 45 46 46 46 46 46 46 46 46 46 46 46 46 46
	6.3  Ap  ABI 7.1  7.2  7.3  7.4  7.5  7.6	6.2.2 Initial Configuration 6.2.2.1 Object Space 6.2.2.2 Memory Space Hypervisor Information Page  pplication Binary Interface  laarch64  Boot State 7.1.1 NOVA Microhypervisor 7.1.1.1 Multiboot v2 Launch 7.1.1.2 Multiboot v1 Launch 7.1.1.3 Legacy Launch 7.1.1.2 Root Protection Domain Protected Resources 7.2.1 Memory Space Physical Memory 7.3.1 Memory Space Physical Memory 7.4.1 Cacheability Attributes 7.4.2 Shareability Attributes 7.4.2 Shareability Attributes 7.4.1 Architectural Events 7.6.2 Microhypervisor Events Architecture-Dependent Structures 7.7.1 Hypervisor Information Page	4	3933940 441 <b>13</b> 444444444444444444444444444444444444
	6.3  Ap  ABI 7.1  7.2  7.3  7.4  7.5  7.6	6.2.2 Initial Configuration 6.2.2.1 Object Space 6.2.2.2 Memory Space Hypervisor Information Page  pplication Binary Interface  I aarch64 Boot State 7.1.1 NOVA Microhypervisor 7.1.1.1 Multiboot v2 Launch 7.1.1.2 Multiboot v1 Launch 7.1.1.3 Legacy Launch 7.1.1.2 Root Protection Domain Protected Resources 7.2.1 Memory Space Physical Memory 7.3.1 Memory Map Virtual Memory 7.4.1 Cacheability Attributes 7.4.2 Shareability Attributes 7.4.2 Shareability Attributes 7.4.3 Architectural Events 7.6.1 Architectural Events 7.6.2 Microhypervisor Information Page 7.7.1 Hypervisor Information Page 7.7.2 User Thread Control Block	4	3939400 441 <b>13</b> <b>44</b> 444 444 446 446 446 446 446 550 550 550
	6.3  Ap  ABI 7.1  7.2  7.3  7.4  7.5  7.6	6.2.2 Initial Configuration 6.2.2.1 Object Space 6.2.2.2 Memory Space Hypervisor Information Page  pplication Binary Interface  laarch64  Boot State 7.1.1 NOVA Microhypervisor 7.1.1.1 Multiboot v2 Launch 7.1.1.2 Multiboot v1 Launch 7.1.1.3 Legacy Launch 7.1.1.2 Root Protection Domain Protected Resources 7.2.1 Memory Space Physical Memory 7.3.1 Memory Space Physical Memory 7.4.1 Cacheability Attributes 7.4.2 Shareability Attributes 7.4.2 Shareability Attributes 7.4.1 Architectural Events 7.6.2 Microhypervisor Events Architecture-Dependent Structures 7.7.1 Hypervisor Information Page	4	39 39 39 40 41 <b>13</b> <b>44</b> 44 44 44 44 44 44 44 44 44 46 46 46 46

	7.8	Calling Convention	54				
	7.9	Supplementary Functionality	57				
8	B ABI x86-64						
	3 ABI x86-64 8.1 Boot State						
		8.1.1 NOVA Microhypervisor	58				
		8.1.1.1 Multiboot v2 Launch	58				
		8.1.1.2 Multiboot v1 Launch	58				
		8.1.2 Root Protection Domain	58				
	8.2	Protected Resources	59				
		8.2.1 Memory Space	59				
		8.2.2 I/O Port Space	59				
	8.3	Physical Memory	59				
		8.3.1 Memory Map	59				
	8.4	Virtual Memory	59				
		8.4.1 Cacheability Attributes	59				
		8.4.2 Shareability Attributes	59				
	8.5	Class Of Service	60				
	8.6	Event-Specific Capability Selectors	61				
		8.6.1 Architectural Events	61				
		8.6.2 Microhypervisor Events	62				
	8.7	Architecture-Dependent Structures	63				
		8.7.1 Hypervisor Information Page	63				
		8.7.2 User Thread Control Block	63				
		8.7.2.1 Encoding: Segment Access Rights	64				
		8.7.2.2 Encoding: Interruption Information	64				
		8.7.3 Message Transfer Descriptor	65				
		8.7.4 Device Assignment Descriptor	66				
	8.8	Calling Convention	67				
V	Ap	ppendix	71				
A	Acro	onyms	72				
В	Bibliography 75						
C Console C.1 Memory-Buffer Console							
	C.2	UART Console	77 77				
D	Download 78						

# **Notation**

The key words **must**, **must not**, **required**, **should**, **should not**, **recommended**, **may** and **optional** in this document are to be interpreted as described in RFC 2119 [1].

Throughout this document, the following symbols are used:

- Indicates that the value of this parameter or field is **undefined**. Future versions of this specification may define a meaning for the parameter or field.
- \_ Indicates that the value of this parameter or field is **ignored**. Future versions of this specification may define a meaning for the parameter or field.
- Indicates that the value of this parameter or field is **unchanged**. The microhypervisor will preserve the value across hypercalls.

# Part I Introduction

# 1 System Architecture

The NOVA OS Virtualization Architecture [2] (NOVA) facilitates the coexistence of multiple legacy guest operating systems and a user-mode host framework on a single platform. The core system leverages hardware virtualization technology provided by modern x86 or Arm platforms and comprises the NOVA microhypervisor and one or more Virtual-Machine Monitors (VMMs).




Figure 1.1: System Architecture

Figure 1.1 shows the structure of the system. The microhypervisor is the only component executing in privileged host/kernel mode. It isolates the various user-mode components, including the virtual-machine monitors, from one another by placing them in different protection domains in unprivileged host/user mode. Each legacy guest operating system runs in its own virtual-machine environment in guest mode and is therefore isolated from the other components.

Besides spatial and temporal isolation, the microhypervisor also provides mechanisms for partitioning and delegation of platform resources, such as CPU time, physical memory, I/O ports and hardware interrupts and for establishing communication channels and signaling between different protection domains.

The virtual-machine monitors handle virtualization events and implement virtual devices that enable legacy guest operating systems to function in the same manner as they would on bare-metal hardware. Providing this functionality outside the microhypervisor in the VMMs reduces the size of the trusted computing base significantly for all components that do not require virtualization support.

The architecture and interfaces of the VMM and the user-mode host framework are not described in this document.

# Part II Basic Abstractions

# 2 Kernel Objects

# 2.1 Protection Domain

- 1. The Protection Domain (PD) is a unit of protection and spatial isolation.
- 2. Access to a Protection Domain is controlled by a PD Object Capability (CAP<sub>OBJPD</sub>).
- 3. A Protection Domain is composed of a set of spaces that store Capabilities (CAPs) to kernel objects or platform resources that can be accessed by Execution Contexts (ECs) within that PD. Not all spaces are available on all architectures (see 5.1.3 for details). The following subsections detail all spaces.

# 2.1.1 Object Space

- 1. An Object Capability Selector (SELOBJ) serves as index into the Object Space and selects a slot.
- 2. Each slot of the Object Space contains either a Null Capability (CAP<sub>0</sub>) or an Object Capability (CAP<sub>OBJ</sub>) that refers to a kernel object.
- 3. Each hypercall issued from within the PD explicitly specifies the SEL<sub>OBJ</sub> to select the CAP<sub>OBJ</sub> for the kernel object on which it operates.

# 2.1.2 Memory Space

- 1. A Memory Capability Selector (SEL<sub>MEM</sub>) serves as index into the Memory Space and selects a slot.
- 2. Each slot of the Memory Space contains either a Null Capability (CAP<sub>0</sub>) or a Memory Capability (CAP<sub>MEM</sub>) that refers to a 4 KiB page frame in physical memory.
- 3. Each memory access issued from within the PD implicitly uses the virtual page number (VirtAddr >> 12) of the access as SEL<sub>MEM</sub> to select the CAP<sub>MEM</sub> for the 4 KiB page frame on which it operates.

# 2.1.3 I/O Port Space

- 1. An I/O Port Capability Selector (SEL<sub>PIO</sub>) serves as index into the I/O Port Space and selects a slot.
- 2. Each slot of the I/O Port Space contains either a Null Capability (CAP<sub>0</sub>) or an I/O Port Capability (CAP<sub>PIO</sub>) that refers to the physical I/O port corresponding to the slot number.
- 3. Each I/O access (IN/OUT instruction) issued from within the PD implicitly uses the I/O port number of the access as SEL<sub>PIO</sub> to select the CAP<sub>PIO</sub> for the I/O port on which it operates.

# 2.1.4 MSR Space

- 1. An MSR Capability Selector (SEL<sub>MSR</sub>) serves as index into the MSR Space and selects a slot.
- 2. Each slot of the MSR Space contains either a Null Capability (CAP<sub>0</sub>) or an MSR Capability (CAP<sub>MSR</sub>) that refers to the physical MSR corresponding to the slot number.
- 3. Each MSR access (RDMSR/WRMSR instruction) issued from within the PD implicitly uses the MSR number of the access as SEL<sub>MSR</sub> to select the CAP<sub>MSR</sub> for the MSR on which it operates.

# 2.2 Execution Context

- 1. The Execution Context (EC) is an abstraction for an activity within a PD.
- 2. Access to an Execution Context is controlled by an EC Object Capability (CAP<sub>OBJEC</sub>).
- 3. An EC is permanently bound to exactly one physical CPU.
- 4. An EC is permanently bound to the PD for which it was created.
- 5. There exist three types of Execution Context:
  - Local Threads these may have PTs (but no SCs) bound to it.
  - Global Threads these may have an SC (but no PTs) bound to it.
  - Virtual CPUs these may have an SC (but no PTs) bound to it.
- 6. An EC comprises the following state:
  - Reference to bound PD (2.1)
  - Event Selector Base (SEL<sub>EVT</sub>)
  - User Thread Control Block (UTCB) (4.3)
  - Central Processing Unit (CPU) registers (architecture dependent)
  - Floating Point Unit (FPU) registers (architecture dependent)

# 2.3 Scheduling Context

- 1. The Scheduling Context (SC) is a unit of prioritization and temporal isolation.
- 2. Access to a Scheduling Context is controlled by an SC Object Capability (CAP<sub>OBJsc</sub>).
- 3. An SC is permanently bound to exactly one physical CPU.
- 4. An SC is permanently bound to the EC for which it was created.
- 5. Donation allows another EC to consume the budget of the SC for the duration of the donation.
- 6. A scheduling context comprises the following state:
  - Reference to bound EC (2.2)
  - Scheduling priority numerically higher priorities always preempt numerically lower priorities
  - Scheduling budget time after which the SC can be preempted by an SC with the same priority

# 2.4 Portal

- 1. A Portal (PT) represents a dedicated entry point into the PD for which the portal was created.
- 2. Access to a Portal is controlled by a PT Object Capability (CAP<sub>OBJPT</sub>).
- 3. A PT is permanently bound to the EC for which it was created.
- 4. A portal comprises the following state:
  - Reference to bound EC (2.2)
  - Message Transfer Descriptor (MTD) (4.4)
  - Entry Instruction Pointer (IP)
  - Portal Identifier (PID)

# 2.5 Semaphore

- 1. A Semaphore (SM) provides a means to synchronize execution and interrupt delivery by selectively blocking and unblocking Execution Contexts (ECs).
- 2. Access to a Semaphore is controlled by a SM Object Capability (CAP<sub>OBJ<sub>SM</sub></sub>).

# 3 Hardware Resources

# 3.1 System Time Counter

The system time is represented by an unsigned 64-bit System Time Counter (STC) with the following properties:

- 1. The STC starts with a power-on value of 0.
- 2. Subsequent reads of the STC return a higher value that reflects the platform uptime.
- 3. While the platform is in a shallow sleep state, the STC retains its current value.
- 4. While the platform is running, the STC monotonically increments at a fixed frequency, which is conveyed in the Hypervisor Information Page (HIP).
- 5. The STC and its frequency are synchronized across all CPUs. Applications can use both values to convert between system time and wall clock time.
- 6. Applications can obtain the current STC value as follows:

**Arm:** By reading CNTVCT\_EL0 via the MRS instruction [3].

**x86:** By reading IA32\_TSC via the RDTSC instruction [4, 5].

# Part III Application Programming Interface

# 4 Data Types

# 4.1 Capability

A Capability (CAP) is a reference to a resource coupled with auxiliary data, such as access permissions.

Capabilities are opaque and immutable for applications – they cannot be inspected or modified directly; instead applications refer to a Capability via a Capability Selector (SEL).

# 4.1.1 Null Capability

A Null Capability (CAP<sub>0</sub>) does not refer to anything and carries no permissions.

# 4.1.2 Object Capability

An Object Capability (CAPOBJ) is stored in the Object Space (SPCOBJ) of a PD and refers to a kernel object.

# 4.1.2.1 PD Object Capability

A PD Object Capability (CAP<sub>OBJpD</sub>) refers to a Protection Domain (PD) and carries the following permissions:

```
CTRL ctrl_pd permitted if set.

PD create_pd permitted if set.

EC PT SM create_ec, create_pt, create_sm permitted it set.

SC create_sc permitted if set.

ASSIGN assign_dev permitted if set.
```

# 4.1.2.2 EC Object Capability

An EC Object Capability (CAP<sub>OBJEC</sub>) refers to an Execution Context (EC) and carries the following permissions:


# 4.1.2.3 SC Object Capability

An SC Object Capability (CAP<sub>OBJsc</sub>) refers to a Scheduling Context (SC) and carries the following permissions:



# 4.1.2.4 PT Object Capability

A PT Object Capability (CAP<sub>OBJet</sub>) refers to a Portal (PT) and carries the following permissions:




CTRL ctrl\_pt permitted if set.

CALL ipc\_call permitted if set.

EVENT Delivery of events permitted if set.

# 4.1.2.5 SM Object Capability


An SM Object Capability (CAP<sub>OBJSM</sub>) refers to a Semaphore (SM) and carries the following permissions:



 $\begin{array}{lll} \text{CTRL}_{\text{UP}} & \text{ctrl\_sm} \text{ (Up) permitted if set.} \\ \text{CTRL}_{\text{DN}} & \text{ctrl\_sm} \text{ (Down) permitted if set.} \\ \text{ASSIGN} & \text{assign\_int permitted if set.} \\ \end{array}$ 

# 4.1.3 Memory Capability

A Memory Capability (CAP<sub>MEM</sub>) is stored in the Memory Space (SPC<sub>MEM</sub>) of a PD, refers to a 4 KiB page frame, and carries the following permissions:




R the page frame is readable if set.
W the page frame is writable if set.

 $X_U$  <sup>‡</sup> the page frame is executable (in user mode) if set.

 $X_S$  the page frame is executable (in supervisor mode) if set.

# 4.1.4 I/O Port Capability


A I/O Port Capability (CAP<sub>PIO</sub>) is stored in the I/O Port Space (SPC<sub>PIO</sub>) of a PD, refers to an I/O port, and carries the following permissions:



A the I/O port is accessible (via IN/OUT) if set.

# 4.1.5 MSR Capability

A MSR Capability (CAP<sub>MSR</sub>) is stored in the MSR Space (SPC<sub>MSR</sub>) of a PD, refers to a Model-Specific Register (MSR), and carries the following permissions:



the MSR is readable (via RDMSR) if set.
the MSR is writable (via WRMSR) if set.

<sup>&</sup>lt;sup>†</sup>This permission bit is only defined for interrupt semaphores.

<sup>&</sup>lt;sup>‡</sup> If the hardware supports only combined execute permissions (X) for both modes, then  $X = X_U \vee X_S$ .

# 4.2 Capability Selector

A Capability Selector (SEL) is an application-visible unsigned number as follows:

- An Object Capability Selector (SEL<sub>OBJ</sub>) indexes into the Object Space (SPC<sub>OBJ</sub>) of a Protection Domain (PD) and selects a slot that contains either a Null Capability (CAP<sub>0</sub>) or an Object Capability (CAP<sub>OBJ</sub>).
- A Memory Capability Selector (SEL<sub>MEM</sub>) indexes into the Memory Space (SPC<sub>MEM</sub>) of a Protection Domain (PD) and selects a slot that contains either a Null Capability (CAP<sub>0</sub>) or a Memory Capability (CAP<sub>MEM</sub>).
- An I/O Port Capability Selector (SEL<sub>PIO</sub>) indexes into the I/O Port Space (SPC<sub>PIO</sub>) of a Protection Domain (PD) and selects a slot that contains either a Null Capability (CAP<sub>0</sub>) or an I/O Port Capability (CAP<sub>PIO</sub>).
- An MSR Capability Selector (SEL<sub>MSR</sub>) indexes into the MSR Space (SPC<sub>MSR</sub>) of a Protection Domain (PD) and selects a slot that contains either a Null Capability (CAP<sub>0</sub>) or an MSR Capability (CAP<sub>MSR</sub>).

# 4.3 User Thread Control Block

Each host EC (local/global thread) has its own User Thread Control Block (UTCB), which is mapped into the Memory Space (SPC<sub>MEM</sub>) of the PD in which that EC is executing. A guest EC (virtual CPU) does not have a UTCB.

A User Thread Control Block has a size of one memory page (4 KiB). Because a UTCB is owned by the microhypervisor, it cannot be delegated using ctrl\_pd.


To ensure proper visibility of loads and stores with relaxed memory ordering, application programs are expected to access a UTCB only from the EC to which that UTCB is bound.

# 4.3.1 Regular Layout

During regular IPC (see 4.4.1), the UTCB is used for data transfer.

The data transfer from one UTCB to another UTCB is defined as follows:

- The data transfer is performed by the CPU on which the caller EC and callee EC execute.
- The data transfer uses the regular layout with 512 message words (see below).
- The data is copied from low words to high words, beginning with word<sub>0</sub>.
- The granularity of the loads and stores used for copying is **undefined**.
- Loads from and stores to the UTCB are non-atomic and use relaxed memory ordering.



# 4.3.2 Architectural Layout

During architectural IPC (see 4.4.2), the UTCB is used for state transfer.

The state transfer between the architectural registers and a UTCB is defined as follows:

- The state transfer is performed by the CPU on which the affected EC and callee EC execute.
- The state transfer uses the architectural layout (Arm, x86).
- The state is copied between architectural registers and the UTCB in an **undefined** order.
- The granularity of the loads and stores used for copying is **undefined**.
- Loads from and stores to the UTCB are non-atomic and use relaxed memory ordering.

# 4.4 Message Transfer Descriptor

# 4.4.1 Regular IPC

For regular Inter-Process Communication (IPC), the Message Transfer Descriptor (MTD) is provided by the sender, passed to the receiver, and uses the following layout:



The MTD controls the data transfer (see 4.3.1) as shown in Figure 4.1:

- During ipc\_call, it specifies the number of message words to transfer from the UTCB of the caller EC (sender) to the UTCB of the callee EC (receiver).
- During ipc\_reply, it specifies the number of message words to transfer from the UTCB of the callee EC (sender) to the UTCB of the caller EC (receiver).




Figure 4.1: Regular IPC

#### 4.4.2 Architectural IPC

For exceptions and intercepts, the Message Transfer Descriptor (MTD) is provided by the architectural event-specific portal (Arm, x86) or sender, passed to the receiver, and uses an architectural bitfield layout (Arm, x86):

- If a bit is 0, then the microhypervisor does **not** transmit the architectural state associated with that bit.
- If a bit is 1, then the microhypervisor transmits the architectural state associated with that bit.

The MTD controls the state transfer (see 4.3.2) as shown in Figure 4.2:

- During an exception/intercept, it specifies the subset of registers to transfer from the architectural state of the affected EC (sender) to the UTCB of the callee EC (receiver).
- During ipc\_reply, it specifies the subset of registers to transfer from the UTCB of the callee EC (sender) to the architectural state of the affected EC (receiver).





Figure 4.2: Architectural IPC

# 4.5 Scheduling Context Descriptor

The Scheduling Context Descriptor (SCD) describes the configuration of a Scheduling Context (SC).



The fields are defined as follows:

# **Budget**

Specifies the scheduling budget in milliseconds – must be > 0.

# Prio

Specifies the scheduling priority – must be > 0.

# cos

Specifies the Class Of Service – valid values depend on architectural COS support (Arm, x86):

- If COS is not supported, then this field must be 0.
- If COS is supported, then this field must be  $< COS_{NUM}$ .

# 5 Hypercalls

# 5.1 Definitions

# 5.1.1 Hypercall Numbers

Each hypercall is identified by a unique number. The following hypercalls are currently defined:

Number	Hypercall	Section	
0x0	ipc_call	5.2.1	
0x1	<pre>ipc_reply</pre>	5.2.2	
0x2	create_pd	5.3.1	
0x3	create_ec	5.3.2	
0x4	create_sc	5.3.3	
0x5	create_pt	5.3.4	
0x6	create_sm	5.3.5	
0x7	ctrl_pd	5.4.1	
8x0	ctrl_ec	5.4.2	
0x9	ctrl_sc	5.4.3	
0xa	ctrl_pt	5.4.4	
0xb	ctrl_sm	5.4.5	
0xc	ctrl_hw	5.5.1	
0xd	assign_int	5.5.2	
0xe	assign_dev	5.5.3	
0xf	reserved for future use		

# 5.1.2 Status Codes

Hypercalls return a status code to indicate success or failure. The following status codes are currently defined:

Number	Status Code	Description		
0x0	SUCCESS	Operation Successful		
0x1	TIMEOUT	Operation Timeout		
0x2	ABORTED	Operation Abort		
0x3	OVRFLOW	Operation Overflow		
0x4	BAD_HYP	Invalid Hypercall		
0x5	BAD_CAP	Invalid Capability		
0x6	BAD_PAR	Invalid Parameter		
0x7	BAD_FTR	Invalid Feature		
8x0	BAD_CPU	Invalid CPU Number		
0x9	BAD_DEV	Invalid Device ID		
0xa	INS_MEM	Insufficient Memory		
≥0xb	reserved for future use			

# 5.1.3 Space Type

The following table lists the currently defined space types and for which architectures they are valid  $(\checkmark)$ :

Number	<b>TYPE<sub>SPC</sub></b>	Arm	<b>x86</b>	Description
0x0	SPC <sub>OBJ</sub>	✓	✓	Object Space
0x1	SPC <sub>MEM</sub>	$\checkmark$	$\checkmark$	Memory Space
0x2	SPC <sub>PIO</sub>	×	$\checkmark$	I/O Port Space
0x3	SPC <sub>MSR</sub>	×	$\checkmark$	MSR Space
≥0x4	reserved for future use			

# 5.1.4 Access Type

The following table lists the currently defined access types and for which space types they are valid  $(\checkmark)$ :

Number	TYPE <sub>ACC</sub>	$SPC_{OBJ}$	<b>SPC</b> <sub>MEM</sub>	<b>SPC</b> <sub>PIO</sub>	$SPC_{MSR}$	Description
0x0	CPU_HST	✓	✓	<b>√</b>	×	CPU Access from Host
0x1	CPU_GST	×	$\checkmark$	$\checkmark$	$\checkmark$	CPU Access from Guest
0x2	DMA_HST	×	$\checkmark$	×	×	DMA Access from Host
0x3	DMA_GST	×	$\checkmark$	×	×	DMA Access from Guest
≥ <b>0</b> x4	reserved for future use					

# 5.2 Communication

## 5.2.1 IPC Call

#### Parameters:

# Flags:



## **Description:**

Sends a message from EC<sub>CURRENT</sub> (caller) to the EC (callee) to which the specified Portal (PT) is bound. Prior to the hypercall:

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> pt } must refer to a PT Object Capability (CAP<sub>OBJPT</sub>) with permission CALL.

If the hypercall completed successfully:

- If **T=0** (**No Timeout**): If the callee EC was still busy handling a prior ipc\_call, then the caller EC has helped run that prior ipc\_call to completion, i.e. until the callee EC became available again.
- The microhypervisor has transferred a message from the UTCB of the caller EC to the UTCB of the callee EC. The content of that message is defined by the MTD mtd, which has been passed from the caller EC to the callee EC.
- The hypercall returns once the callee EC has issued an ipc\_reply. Upon return, the UTCB of the caller EC and the mtd parameter have been updated by the reply message.
- The Current Scheduling Context (SC<sub>CURRENT</sub>) has been donated to the callee EC upon ipc\_call and returned back upon ipc\_reply, thereby accounting the entire handling of the request to SC<sub>CURRENT</sub>.

## Status:

# **SUCCESS**

• The hypercall completed successfully.

# BAD\_CAP

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> pt } did not refer to a PT Object Capability (CAP<sub>OBJPT</sub>) or that capability had insufficient permissions.

# **BAD CPU**

• Caller EC and callee EC are on different CPUs.

# TIMEOUT

• If **T=1** (**Timeout**): The callee **EC** is still busy handling a prior **ipc\_call**.

# **ABORTED**

• The callee EC is dead and the operation aborted.

# 5.2.2 IPC Reply

# Parameters:

# Flags:



# **Description:**

Sends a reply message from EC<sub>CURRENT</sub> (callee) back to the caller EC (if one exists) and subsequently waits for the next incoming message.

If the hypercall completed successfully:

- If a caller EC exists:
  - The microhypervisor has transferred a reply message from the UTCB of the callee EC back to the UTCB of the caller EC.
  - The content of that reply message is defined by the MTD mtd, which has been passed from the callee EC back to the caller EC.
  - The Current Scheduling Context (SC<sub>CURRENT</sub>) that had been donated to the callee EC upon ipc\_call has been returned back to the caller EC.
- EC<sub>CURRENT</sub> blocks until the next incoming message arrives on any Portal (PT) bound to it.

#### Status:

This hypercall does not return directly.

Instead, when the next message arrives via a subsequent ipc\_call to any Portal (PT) bound to the callee EC:

- The microhypervisor passes the Portal Identifier (PID) of the called PT to the callee EC.
- The UTCB of the callee EC and the mtd parameter have been updated by the incoming message.
- Execution of the callee EC continues at the Instruction Pointer (IP) configured in the called PT.

# 5.3 Object Creation

# 5.3.1 Create Protection Domain

#### Parameters:

# Flags:



# **Description:**

Creates a new Protection Domain (PD).

Prior to the hypercall:

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } must refer to a Null Capability (CAP<sub>0</sub>).
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } must refer to a PD Object Capability (CAP<sub>OBJPD</sub>) with permission PD.

If the hypercall completed successfully:

- A new Protection Domain (PD) has been created.
- The resources for the created PD were accounted to the PD referred to by { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own }.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } refers to a PD Object Capability (CAP<sub>OBJPD</sub>) for the created PD with defined permissions inherited from { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own }.

#### Status:

# **SUCCESS**

• The hypercall completed successfully.

# BAD\_CAP

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } did not refer to a Null Capability (CAP<sub>0</sub>).
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } did not refer to a PD Object Capability (CAP<sub>OBJPD</sub>) or that capability had insufficient permissions.


# INS\_MEM

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } had insufficient memory resources for PD creation.

# **5.3.2 Create Execution Context**

#### Parameters:

#### Flags:



# **Description:**

Creates a new Execution Context (EC).

Prior to the hypercall:

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } must refer to a Null Capability (CAP<sub>0</sub>).
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } must refer to a PD Object Capability (CAP<sub>OBJPD</sub>) with permission EC.

If the hypercall completed successfully:

- If **V=0** (**Thread**): A new host Execution Context (EC) has been created with its UTCB mapped at virtual page number utcb and its initial Stack Pointer (SP) set to sp.
  - If T=0 (Local Thread): Portals (PTs) may subsequently be bound to that EC and the EC will run
    whenever any of those bound portals is called.
  - If T=1 (Global Thread): The EC will generate a startup exception the first time a Scheduling Context (SC) is bound to it.
- If V=1 (Virtual CPU): A new guest Execution Context (EC) has been created. The EC will generate a startup exception the first time a Scheduling Context (SC) is bound to it. The parameters utcb and sp were ignored.
  - If **T=0**: The virtual CPU uses no time adjustment.
  - If **T=1**: The virtual CPU uses time offsetting.
- The created EC will be able to use FPU instructions only if F=1 (FPU). Otherwise any FPU access by that EC will generate an exception.
- The created EC is bound to the PD referred to by { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } on CPU cpu with its Event Selector Base (SEL<sub>EVT</sub>) set to evt.
- The resources for the created EC were accounted to the PD referred to by { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own }.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } refers to an EC Object Capability (CAP<sub>OBJ<sub>EC</sub></sub>) for the created EC with all defined permissions set.

#### Status:

# **SUCCESS**

• The hypercall completed successfully.

# BAD\_CAP

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } did not refer to a Null Capability (CAP<sub>0</sub>).
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } did not refer to a PD Object Capability (CAP<sub>OBJPD</sub>) or that capability had insufficient permissions.

#### **BAD CPU**

• The CPU number is invalid.

# BAD\_FTR

• Virtual CPUs are not supported by the platform.

# BAD\_PAR

• UTCB region is not free or outside the user-accessible memory range.

# INS\_MEM

• {  $PD_{CURRENT}$ ,  $SEL_{OBJ}$  own } had insufficient memory resources for EC creation.

# 5.3.3 Create Scheduling Context

#### Parameters:

# Flags:



# **Description:**

Creates a new Scheduling Context (SC).

Prior to the hypercall:

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } must refer to a Null Capability (CAP<sub>0</sub>).
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } must refer to a PD Object Capability (CAP<sub>OBJPD</sub>) with permission SC.
- $\bullet \ \, \{ \ \, PD_{CURRENT}, SEL_{OBJ} \ ec \ \} \ must \ refer \ to \ an \ EC \ Object \ Capability \ (CAP_{OBJ_{EC}}) \ with \ permission \ BIND_{SC}.$

If the hypercall completed successfully:

- A new Scheduling Context (SC) has been created.
- The created SC is bound to the EC referred to by { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> ec } on the CPU of that EC with its scheduling parameters set according to scd.
- The resources for the created SC were accounted to the PD referred to by {  $PD_{CURRENT}$ ,  $SEL_{OBJ}$  own }.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } refers to an SC Object Capability (CAP<sub>OBJsc</sub>) for the created SC with all defined permissions set.

#### Status:

## **SUCCESS**

• The hypercall completed successfully.

## BAD\_CAP

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } did not refer to a Null Capability (CAP<sub>0</sub>).
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } did not refer to a PD Object Capability (CAP<sub>OBJPD</sub>) or that capability had insufficient permissions.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> ec } did not refer to an EC Object Capability (CAP<sub>OBJEC</sub>) or that capability had insufficient permissions.
- Binding the SC to the EC failed, e.g. because the EC is a local EC.

# BAD\_PAR

• At least one SCD field in scd was invalid.


# INS\_MEM

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } had insufficient memory resources for SC creation.

## 5.3.4 Create Portal

#### Parameters:

# Flags:



# **Description:**

Creates a new Portal (PT).

Prior to the hypercall:

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } must refer to a Null Capability (CAP<sub>0</sub>).
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } must refer to a PD Object Capability (CAP<sub>OBJPD</sub>) with permission PT.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> ec } must refer to an EC Object Capability (CAP<sub>OBJEC</sub>) with permission BIND<sub>PT</sub>.

If the hypercall completed successfully:

- A new Portal (PT) has been created.
- The created PT is bound to the EC referred to by { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> ec } on the CPU of that EC, with its portal Instruction Pointer (IP) set to ip, its initial MTD set to 0 and its initial PID set to 0.
- The resources for the created PT were accounted to the PD referred to by { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own }.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } refers to an PT Object Capability (CAP<sub>OBJPT</sub>) for the created PT with all defined permissions set.

# Status:

## **SUCCESS**

• The hypercall completed successfully.

## BAD\_CAP

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } did not refer to a Null Capability (CAP<sub>0</sub>).
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } did not refer to a PD Object Capability (CAP<sub>OBJPD</sub>) or that capability had insufficient permissions.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> ec } did not refer to an EC Object Capability (CAP<sub>OBJEC</sub>) or that capability had insufficient permissions.
- Binding the PT to the EC failed, e.g. because the EC is not a local EC.

# INS\_MEM

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } had insufficient memory resources for PT creation.

# 5.3.5 Create Semaphore

# Parameters:

# Flags:



# **Description:**

Creates a new Semaphore (SM).

Prior to the hypercall:

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } must refer to a Null Capability (CAP<sub>0</sub>).
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } must refer to a PD Object Capability (CAP<sub>OBJpp</sub>) with permission SM.

If the hypercall completed successfully:

- A new Semaphore (SM) has been created.
- The created SM has its initial counter value set to cnt.
- The resources for the created SM were accounted to the PD referred to by  $\{PD_{CURRENT}, SEL_{OBJ} \text{ own }\}$ .
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } refers to an SM Object Capability (CAP<sub>OBJ<sub>SM</sub></sub>) for the created SM with all defined permissions set.

#### Status:

#### **SUCCESS**

• The hypercall completed successfully.

#### **BAD CAP**

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sel } did not refer to a Null Capability (CAP<sub>0</sub>).
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } did not refer to a PD Object Capability (CAP<sub>OBJPD</sub>) or that capability had insufficient permissions.

# INS\_MEM

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> own } had insufficient memory resources for SM creation.


# 5.4 Object Control

#### 5.4.1 Control Protection Domain

#### Parameters:

```
status = ctrl_pd (SELOBI
                            spd,
                                             // Protection Domain: Source
                    SELOBJ
                            dpd,
                                             // Protection Domain: Destination
                    SEL
                            src,
                                             // Base Selector: Source
                    SEL
                            dst,
                                             // Base Selector: Destination
                    UINT
                                             // Order
                            ord,
                    UINT
                                             // Permission Mask
                            pmm,
                    TYPE_{SPC} spc,
                                             // Space Type
                                             // Access Type
                    TYPE<sub>ACC</sub> acc,
                    ATTR<sub>CA</sub>
                                             // Cacheability Attribute
                            ca,
                    ATTR<sub>SH</sub>
                                             // Shareability Attribute
                            sh);
```

## Flags:



# **Description:**

Takes capabilities from the Source Protection Domain (PD) and grants them to the Destination Protection Domain (PD) and thereby optionally reduces the permissions of the destination capabilities.

Prior to the hypercall:

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> spd } must refer to a PD Object Capability (CAP<sub>OBJpp</sub>) with permission CTRL.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> dpd } must refer to a PD Object Capability (CAP<sub>OBJpp</sub>) with permission CTRL.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> dpd } must not refer to a PD Object Capability (CAP<sub>OBJPD</sub>) for PD<sub>NOVA</sub>.
- SEL src and SEL dst must be order-aligned, i.e. src=0 (mod 2<sup>ord</sup>) and dst=0 (mod 2<sup>ord</sup>).
- TYPE<sub>SPC</sub> spc and TYPE<sub>ACC</sub> acc must be valid, i.e. supported by the architecture.
- ATTR<sub>CA</sub> ca and ATTR<sub>SH</sub> sh must be valid, i.e. supported by the architecture.

If the hypercall completed successfully:

- If spc=SPC<sub>OBJ</sub>: All CAP<sub>OBJ</sub> and CAP<sub>0</sub> from source SEL range { PD spd, SEL<sub>OBJ</sub> src...src+2<sup>ord</sup>-1 } were delegated to destination SEL range { PD dpd, SEL<sub>OBJ</sub> dst...dst+2<sup>ord</sup>-1 }. Any pre-existing CAP<sub>OBJ</sub> in the destination selector range were revoked. The parameters acc, ca and sh were ignored.
- If **spc=SPC**<sub>MEM</sub>: All CAP<sub>MEM</sub> and CAP<sub>0</sub> from source SEL range { PD spd, SEL<sub>MEM</sub> src...src+2<sup>ord</sup>-1 } were delegated to destination SEL range { PD dpd, SEL<sub>MEM</sub> dst...dst+2<sup>ord</sup>-1 }. Any pre-existing CAP<sub>MEM</sub> in the destination selector range were revoked.

# **Delegation of Physical Memory:**

If spd refers to a PD Object Capability (CAP<sub>OBJPD</sub>) for PD<sub>NOVA</sub>, then the source selectors are physical page numbers (see 6.1.2) and the cacheability and shareability attribute of each destination capability were *set* to ca and sh respectively.

# **Delegation of Virtual Memory:**

If spd refers to a PD Object Capability (CAP<sub>OBJPD</sub>) for any other PD, then the source selectors are virtual page numbers and the cacheability and shareability attribute of each destination capability were *inherited* from the respective source capability, i.e. the parameters ca and sh were ignored.

- If spc=SPC<sub>PIO</sub>: All CAP<sub>PIO</sub> and CAP<sub>0</sub> from source SEL range { PD spd, SEL<sub>PIO</sub> src...src+2<sup>ord</sup>-1 } were delegated to destination SEL range { PD dpd, SEL<sub>PIO</sub> dst...dst+2<sup>ord</sup>-1 }. Any pre-existing CAP<sub>PIO</sub> in the destination selector range were revoked. The parameters ca and sh were ignored.
- If spc=SPC<sub>MSR</sub>: All CAP<sub>MSR</sub> and CAP<sub>0</sub> from source SEL range { PD spd, SEL<sub>MSR</sub> src...src+2<sup>ord</sup>-1 } were delegated to destination SEL range { PD dpd, SEL<sub>MSR</sub> dst...dst+2<sup>ord</sup>-1 }. Any pre-existing CAP<sub>MSR</sub> in the destination selector range were revoked. The parameters ca and sh were ignored.

- The permissions of each destination capability were masked by computing the logical AND of the permissions of the respective source capability and the permission mask pmm, i.e.
  - for bits set (1) in pmm, the respective permissions were *inherited* from the source capability.
  - for bits clear (0) in pmm, the respective permissions were removed for the destination capability.
- If the source capability was a Null Capability (CAP<sub>0</sub>) or if the destination capability has zero permissions after masking, then the destination capability is now a Null Capability (CAP<sub>0</sub>).
- The resources for storing the granted capabilities were accounted to the PD referred to by { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> dpd }.

#### Status:

#### **SUCCESS**

• The hypercall completed successfully.

#### **BAD CAP**

- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> spd } did not refer to a PD Object Capability (CAP<sub>OBJPD</sub>) or that capability had insufficient permissions.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> dpd } did not refer to a PD Object Capability (CAP<sub>OBJPD</sub>) or that capability had insufficient permissions.
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> dpd } referred to a PD Object Capability (CAP<sub>OBJ<sub>PD</sub></sub>) for PD<sub>NOVA</sub>.

# BAD\_PAR

- SEL src or SEL dst was not order-aligned.
- SEL src+2<sup>ord</sup>-1 or SEL dst+2<sup>ord</sup>-1 was larger than the maximum selector number.
- If **spc=SPC<sub>PIO</sub>** or **spc=SPC<sub>MSR</sub>**: SEL src was not equal to SEL dst.
- TYPE<sub>SPC</sub> spc or TYPE<sub>ACC</sub> acc was not valid, i.e. not supported by the architecture.
- ATTR<sub>CA</sub> ca or ATTR<sub>SH</sub> sh was not valid, i.e. not supported by the architecture.

# INS\_MEM

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> dpd } had insufficient memory resources for allocating the storage required for granting all destination capabilities. This constitutes a partial failure of the operation, because all destination capabilities up to the first allocation failure have been granted.

# 5.4.2 Control Execution Context

# Parameters:

```
status = ctrl_ec (SEL<sub>OBJ</sub> ec);  // Execution Context
```

# Flags:



# **Description:**

Prior to the hypercall:

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> ec } must refer to an EC Object Capability (CAP<sub>OBJEC</sub>) with permission CTRL.

If the hypercall completed successfully:

• The EC referred to by { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> ec } has been forced to enter the microhypervisor. It will generate a recall exception prior to its next exit from the microhypervisor and will traverse through the respective Event Portal (Arm, x86).

# • If S=0 (Weak Recall):

- The hypercall returns as soon as the recall exception has been *pended*, i.e. the EC may not have entered the microhypervisor yet.

# • If S=1 (Strong Recall):

- The hypercall returns as soon as the recall exception has been *observed*, i.e the EC will have entered the microhypervisor.

#### Status:

#### **SUCCESS**

• The hypercall completed successfully.

# BAD\_CAP

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> ec } did not refer to an EC Object Capability (CAP<sub>OBJEC</sub>) or that capability had insufficient permissions.

# 5.4.3 Control Scheduling Context

# Parameters:

# Flags:



# **Description:**

Prior to the hypercall:

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sc } must refer to an SC Object Capability (CAP<sub>OBJsc</sub>) with permission CTRL.

If the hypercall completed successfully:

• The microhypervisor has returned the total consumed execution time as System Time Counter (STC) value for the SC referred to by {  $PD_{CURRENT}$ ,  $SEL_{OBJ}$  sc }.

## Status:

#### **SUCCESS**

• The hypercall completed successfully.

# BAD\_CAP

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sc } did not refer to an SC Object Capability (CAP<sub>OBJSC</sub>) or that capability had insufficient permissions.

# 5.4.4 Control Portal

# Parameters:

# Flags:



# **Description:**

Prior to the hypercall:

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> pt } must refer to a PT Object Capability (CAP<sub>OBJPT</sub>) with permission CTRL.

If the hypercall completed successfully:

- The microhypervisor has set the Portal Identifier (PID) to pid and the Message Transfer Descriptor (MTD) to mtd for the Portal referred to by { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> pt }.
- Subsequent portal traversals will use the new MTD and return the new PID.

# Status:

# **SUCCESS**

• The hypercall completed successfully.

# BAD\_CAP

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> pt } did not refer to a PT Object Capability (CAP<sub>OBJPT</sub>) or that capability had insufficient permissions.

# 5.4.5 Control Semaphore

#### Parameters:

# Flags:



# **Description:**

Prior to the hypercall:

- If **D=0** (Semaphore Up):
  - { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sm } must refer to an SM Object Capability (CAP<sub>OBJ<sub>SM</sub></sub>) with permission CTRL<sub>UP</sub>.
- If D=1 (Semaphore Down):
  - { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sm } must refer to an SM Object Capability (CAP<sub>OBJ<sub>SM</sub></sub>) with permission CTRL<sub>DM</sub>.

If the hypercall completed successfully:

- If **D=0** (Semaphore Up):
  - If there were ECs blocked on the semaphore, then the microhypervisor has released one of those blocked ECs. Otherwise, the microhypervisor has incremented the semaphore counter. The timeout value and the Z-flag were ignored.
- If D=1 (Semaphore Down):
  - If the semaphore counter was larger than zero, then the microhypervisor has decremented the semaphore counter (Z=0) or set it to zero (Z=1). Otherwise, the microhypervisor has blocked EC<sub>CURRENT</sub> on the semaphore. If the timeout value was non-zero, EC<sub>CURRENT</sub> unblocks with a timeout status when the System Time Counter (STC) reaches or exceeds the specified value.

Blocking and releasing of ECs on a semaphore uses the FIFO queueing discipline.

#### Status:

# **SUCCESS**

• The hypercall completed successfully.

# **TIMEOUT**

• If **D=1**: Down operation aborted when the timeout triggered.

## **OVRFLOW**

• If **D=0**: Up operation aborted because the semaphore counter would overflow.

## **BAD CAP**

 { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sm } did not refer to an SM Object Capability (CAP<sub>OBJ<sub>SM</sub></sub>) or that capability had insufficient permissions.

## **BAD CPU**

• If **D=1** on an interrupt semaphore: Attempt to wait for the interrupt on a different CPU than the CPU to which that interrupt has been routed via assign\_int.


## 5.5 Platform Management

#### 5.5.1 Control Hardware

#### Parameters:

status = ctrl\_hw (UINT desc); // Descriptor

#### Flags:



#### **Description:**

Modifies the platform hardware configuration or power management state.

Prior to the hypercall:

- PD<sub>CURRENT</sub> must be the Root Protection Domain (PD<sub>ROOT</sub>).
- If **OP=0** (**S-State Transition**):
  - The descriptor desc uses the following encoding:



The value S designates the platform-wide sleep or reset state that shall be entered. The values
 A and B are the first two bytes of the respective \\_Sx package in the ACPI root namespace as
 follows:

$\mathbf{S}$	A	В	Shallow	Description
0x1	\_S1[0]	\_S1[1]	<b>√</b>	S1: Power-On Suspend
0x2	\_S2[0]	\_S2[1]	$\checkmark$	S2: Standby
0x3	\_S3[0]	\_S3[1]	$\checkmark$	S3: Suspend to RAM
0x4	\_S4[0]	\_S4[1]	×	S4: Suspend to Disk
0x5	\_S5[0]	\_S5[1]	×	S5: Soft Off
0x7	0x0	0x0	×	Platform Reset

- The caller is responsible for invoking the necessary pre-sleep ACPI methods, for transitioning platform devices into a suitable Dx sleep state, and for programming wakeup events.

#### • If **OP=4** (**QOS** Configuration):

- The descriptor desc uses the following encoding:



- Only Code and Data Prioritization (CDP) settings supported by the ambient CPU are valid.
  - \* The L3 bit disables (0) or enables (1) CDP<sub>L3</sub> on the ambient CPU.
  - \* The L2 bit disables (0) or enables (1) CDP<sub>L2</sub> on the ambient CPU.
- CAT/CDP or MBA settings cannot be configured for a CPU until a valid QOS configuration has been established for that CPU. Subsequently, that QOS configuration cannot be changed anymore.

## • If OP=5 (CAT/CDP L3 Capacity Bitmask):

- The descriptor desc uses the following encoding:

	-	L3 Capacity Bitmask		N	
55	48 47		16 1:	5	0

- N designates the CPU-local Class Of Service (COS) that shall be configured. Only COS below COS<sub>L3</sub> of the ambient CPU are valid.
  - \* If CDP<sub>L3</sub> is disabled on the ambient CPU:
    - · To configure the CAT<sub>L3</sub> Capacity Bitmask for a COS, use N=COS.
  - \* If CDPL3 is enabled on the ambient CPU:
    - · To configure the CDP<sub>L3-Data</sub> Capacity Bitmask for a COS, use N=(COS<<1).
    - · To configure the CDP<sub>L3-Code</sub> Capacity Bitmask for a COS, use N=(COS<<1)+1.
- For the L3 Capacity Bitmask, all (and only) contiguous combinations of 1-bits up to the highest capacity bit supported by the ambient CPU are valid.

#### • If OP=6 (CAT/CDP L2 Capacity Bitmask):


- The descriptor desc uses the following encoding:

-	L2 Capacity Bitmask	N
55 48	47 1	5 15 0

- N designates the CPU-local Class Of Service (COS) that shall be configured. Only COS below COS<sub>L2</sub> of the ambient CPU are valid.
  - \* If CDP<sub>L2</sub> is disabled on the ambient CPU:
    - · To configure the CAT<sub>L2</sub> Capacity Bitmask for a COS, use N=COS.
  - \* If CDP<sub>L2</sub> is enabled on the ambient CPU:
    - · To configure the CDP<sub>L2-Data</sub> Capacity Bitmask for a COS, use N=(COS<<1).
    - · To configure the CDP<sub>L2-Code</sub> Capacity Bitmask for a COS, use N=(COS<<1)+1.
- For the L2 Capacity Bitmask, all (and only) contiguous combinations of 1-bits up to the highest capacity bit supported by the ambient CPU are valid.

#### • If **OP=7** (**MBA Delay**):

- The descriptor desc uses the following encoding:



- COS designates the CPU-local Class Of Service (COS) that shall be configured. Only COS below COS<sub>MB</sub> of the ambient CPU are valid.
- For the MBA Delay, only values up to the highest delay supported by the ambient CPU are valid.

If the hypercall completed successfully:

## • If **OP=0** (S-State Transition):

- The platform enters the specified ACPI sleep state or resets.
- For shallow sleep states, the hypercall returns upon a wakeup event. The caller is responsible for invoking the necessary post-sleep ACPI methods and for transitioning platform devices back into the D0 working state.
- For deep sleep states or platform reset, the hypercall does not return.

## • If **OP=4** (**QOS** Configuration):

- The ambient CPU uses and locks down the QOS configuration.

#### • If OP=5 (CAT/CDP L3 Capacity Bitmask):

- The ambient CPU uses the L3 Capacity Bitmask for the designated COS.

- If OP=6 (CAT/CDP L2 Capacity Bitmask):
  - The ambient CPU uses the L2 Capacity Bitmask for the designated COS.
- If **OP=7** (**MBA Delay**):
  - The ambient CPU uses the MBA Delay for the designated COS.

#### Status:

## **SUCCESS**

• The hypercall completed successfully.

## BAD\_HYP

• The hypercall was not issued from the Root Protection Domain (PD<sub>ROOT</sub>).

## **BAD FTR**

• The requested feature is not supported by the platform.

## **BAD PAR**

- If **OP=4**: The **QOS** configuration is invalid.
- If OP=5/6/7: The COS, CAT/CDP capacity bitmask or MBA delay is invalid.
- Otherwise: The requested operation (OP) is invalid.

#### **ABORTED**

- If **OP=0**: A concurrent power management transition prevailed.
- If **OP=4**: A **QOS** configuration has already been established for the ambient **CPU**.
- If OP=5/6/7: A QOS configuration has not yet been established for the ambient CPU.

## 5.5.2 Assign Interrupt

#### Parameters:

#### Flags:



## **Description:**

Configures an interrupt and routes it to the specified CPU.

Prior to the hypercall:

- {  $PD_{CURRENT}$ ,  $SEL_{OBJ}$  sm } must refer to an SM Object Capability ( $CAP_{OBJ_{SM}}$ ) with permission ASSIGN.
- CAP<sub>OBJ<sub>SM</sub></sub> must refer to an interrupt semaphore and thereby designates the interrupt.

If the hypercall completed successfully:

- The interrupt referred to by { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> sm } has been routed to the CPU cpu.
- Mask
  - M=0: The interrupt is now unmasked, i.e. it will be signaled on the semaphore.
  - M=1: The interrupt is now masked, i.e. it will not be signaled on the semaphore.
- Trigger
  - T=0: The interrupt is now configured for edge-triggered operation.
  - T=1: The interrupt is now configured for level-triggered operation.
- Polarity
  - **P=0**: The interrupt is now configured for active-high operation.
  - P=1: The interrupt is now configured for active-low operation.
- Guest
  - **G=0**: The interrupt is now host-owned.
  - G=1: The interrupt is now guest-owned (VM pass-through).
- If the interrupt is an MSI, only the PCI device referred to by dev will be authorized to generate that MSI. The device driver must program the returned msi\_addr and msi\_data values into the MSI registers of that device to ensure proper interrupt operation. If the interrupt is pin-based, the parameter dev was ignored and the parameters msi\_addr and msi\_data return 0.

Prior to the first invocation of assign\_int for an interrupt, the state of that interrupt is as follows:

- the interrupt is masked.
- trigger, polarity and ownership are undefined.
- target CPU and authorized device are undefined.

### Status:

#### **SUCCESS**

• The hypercall completed successfully.

## **BAD CPU**

• The specified CPU number was invalid.

## BAD\_CAP

- {  $PD_{CURRENT}$ ,  $SEL_{OBJ}$  sm } did not refer to an SM Object Capability ( $CAP_{OBJ_{SM}}$ ) or that capability had insufficient permissions.
- CAP<sub>OBJ<sub>SM</sub></sub> did not refer to an interrupt semaphore.

## 5.5.3 Assign Device

#### Parameters:

## Flags:



## **Description:**

Assigns a device to the specified Protection Domain (PD).

Prior to the hypercall:

- PD<sub>CURRENT</sub> must be the Root Protection Domain (PD<sub>ROOT</sub>).
- { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> pd } must refer to a PD Object Capability (CAP<sub>OBJPD</sub>) with permission ASSIGN.
- { PD<sub>NOVA</sub>, SEL<sub>MEM</sub> smmu } must refer to the physical address of an SMMU/IOMMU.
- DAD designates the device and, if applicable, SMMU resources to use for managing that device.
- TYPE<sub>ACC</sub> acc must refer to a DMA access type.

If the hypercall completed successfully:

- The device designated by DAD has been assigned to the Protection Domain (PD) referred to by { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> pd }, such that DMA transactions of that device will be translated by the DMA page table corresponding to acc of that PD.
- DMA transactions of that device will be managed using the SMMU resources encoded in DAD. Prior users of those SMMU resources have been unconfigured.

#### Status:

#### **SUCCESS**

• The hypercall completed successfully.

## BAD\_HYP

• The hypercall was not issued from the Root Protection Domain (PD<sub>ROOT</sub>).

#### **BAD DEV**

• { PD<sub>NOVA</sub>, SEL<sub>MEM</sub> smmu } did not refer to the physical address of an SMMU device.

#### **BAD CAP**

• { PD<sub>CURRENT</sub>, SEL<sub>OBJ</sub> pd } did not refer to a PD Object Capability (CAP<sub>OBJPD</sub>) or that capability had insufficient permissions.

## BAD\_PAR

• At least one of the parameters dad or acc was invalid.

# 6 Booting

## 6.1 Microhypervisor

## 6.1.1 ELF Image Loading

The bootloader must place all loadable (PT\_LOAD) program segments of the NOVA microhypervisor into physical memory (RAM) according to the physical addresses (p\_paddr) and memory sizes (p\_memsz) defined in the NOVA microhypervisor ELF image. The following is an example:

```
readelf -1 nova.elf
```

Elf file type is EXEC (Executable file)

#### Entry point 0x48000000

There are 2 program headers, starting at offset 64

#### Program Headers:

Type	Offset	VirtAddr	PhysAddr
	FileSiz	MemSiz	Flags Align
LOAD	0x00000000000000000	0x0000000048000000	0x0000000048000000
	0x00000000000000268	0x0000000000001000	RWE 0x8
LOAD	0x000000000000000000000000000000000000	0x0000ff8000001000	0x0000000048001000
	0x0000000000000e960	0x000000000fff000	RWE 0x800

If the physical address range defined in the ELF image is suboptimal for a particular platform, the bootloader may shift all loadable program segments lower or higher in physical memory, by applying an offset, subject to the following constraints:

- The same offset must be applied to each loadable program segment and to the entry point.
- The offset must be a multiple of 2 MiB, i.e.  $PhysAddr_{NEW} = PhysAddr_{ELF} \pm n \times 2 MiB$ .
- The entire physical memory region occupied by the NOVA microhypervisor must be RAM.

After loading the NOVA microhypervisor into physical memory, the bootloader must invoke the entry point of the ELF image with architecture-specific preconditions (Arm, x86).

#### 6.1.2 Platform Resource Access

Possession of a PD Object Capability ( $CAP_{OBJ_{PD}}$ ) for  $PD_{NOVA}$  allows the caller to invoke the ctrl\_pd hypercall to take resources from the NOVA Protection Domain and grant them to another Protection Domain.

The following capabilities can be taken from the NOVA Protection Domain (PD<sub>NOVA</sub>):

## **Physical Memory**

 $\{ PD_{NOVA}, SEL_{MEM} 0...PHYS_{NUM}-1 \}$  refer to  $CAP_{MEM}$  for page frames in physical memory, where PHYS\_NUM is the number of page frames supported by the platform. Physical memory regions protected by the NOVA microhypervisor (Arm, x86) cannot be taken.

#### **Interrupt Semaphores**

{  $PD_{NOVA}$ ,  $SEL_{OBJ}$  1024...1024+INT<sub>PIN</sub>-1 } refer to  $CAP_{OBJ_{SM}}$  for interrupt semaphores, where INT<sub>PIN</sub> is the number of available pin-signaled interrupts, as conveyed by the HIP.

{  $PD_{NOVA}$ ,  $SEL_{OBJ}$  1024+INT<sub>PIN</sub>...1024+INT<sub>PIN</sub>+INT<sub>MSI</sub>-1 } refer to  $CAP_{OBJ_{SM}}$  for interrupt semaphores, where INT<sub>MSI</sub> is the number of available message-signaled interrupts, as conveyed by the HIP.

These capabilities can be used with the ctrl\_sm and assign\_int hypercalls.

## **Console Signaling Semaphore**

{  $PD_{NOVA}$ ,  $SEL_{OBJ}$   $SEL_{NUM}$ -1 } refers to a  $CAP_{OBJ_{SM}}$  for the signaling semaphore of the NOVA memory-buffer console. This capability can be used with the  $ctrl\_sm$  hypercall.

## 6.2 Root Protection Domain

After the NOVA microhypervisor has initialized the system, it creates the following initial kernel objects:

- PD<sub>ROOT</sub> the Root Protection Domain
- EC<sub>ROOT</sub> the Root Execution Context (executing in PD<sub>ROOT</sub>)
- SC<sub>ROOT</sub> the Root Scheduling Context (bound to EC<sub>ROOT</sub>)

The Root Protection Domain is responsible for bootstrapping the other components of the user-mode framework by creating additional kernel objects, loading additional images, assigning resources, etc.

## 6.2.1 ELF Image Format

The ELF image of the Root Protection Domain (PD<sub>ROOT</sub>) must be an executable (ET\_EXEC) file that has been compiled for the respective architecture and

- linked such that p\_filesz = p\_memsz
- loaded such that p\_vaddr ≡ LOAD\_ADDR\* + p\_offset (mod PAGE\_SIZE)

holds for each loadable (PT\_LOAD) program segment. These constraints ensure that the NOVA microhypervisor can map all program segments directly from physical into virtual memory without any additional memory allocation or copying. The following is an example:

```
readelf -1 root.elf

Elf file type is EXEC (Executable file)
Entry point 0x10000120

There are 2 program headers, starting at offset 64
```

#### Program Headers:

Туре	Offset	VirtAddr	PhysAddr
	FileSiz	MemSiz	Flags Align
LOAD	0x00000000000000000	0x0000000010000000	0x000000010000000
	0x00000000000000a75	0x00000000000000a75	R E 0x1000
LOAD	0x0000000000001000	0x0000000010001000	0x0000000010001000
	0x000000000000f004	0x000000000000f004	RW 0x1000

## 6.2.2 Initial Configuration

Prior to invoking the entry point of the Root Protection Domain ( $PD_{ROOT}$ ) ELF image, using the Root Execution Context ( $EC_{ROOT}$ ), the NOVA microhypervisor sets up  $PD_{ROOT}$  as follows.

#### 6.2.2.1 Object Space

The object space contains the following initial capabilities:

- { PD<sub>ROOT</sub>, SEL<sub>OBJ</sub> SEL<sub>NUM</sub>-1 } refers to a PD Object Capability (CAP<sub>OBJPD</sub>) for PD<sub>NOVA</sub>.
- { PD<sub>ROOT</sub>, SEL<sub>OBJ</sub> SEL<sub>NUM</sub>-2 } refers to a PD Object Capability (CAP<sub>OBJpp</sub>) for PD<sub>ROOT</sub>.
- { PD<sub>ROOT</sub>, SEL<sub>OBJ</sub> SEL<sub>NUM</sub>-3 } refers to a EC Object Capability (CAP<sub>OBJ<sub>EC</sub></sub>) for EC<sub>ROOT</sub>.
- { PD<sub>ROOT</sub>, SEL<sub>OBJ</sub> SEL<sub>NUM</sub>-4 } refers to a SC Object Capability (CAP<sub>OBJsc</sub>) for SC<sub>ROOT</sub>.

All other { PD<sub>ROOT</sub>, SEL<sub>OBJ</sub> } refer to a Null Capability (CAP<sub>0</sub>).

The value of SEL<sub>NUM</sub> is conveyed in the Hypervisor Information Page.

<sup>\*</sup>This is the address in physical memory at which the bootloader has placed the ELF image.

## 6.2.2.2 Memory Space

## **ELF Program Segments**

The microhypervisor maps the Root Protection Domain ( $PD_{ROOT}$ ) into virtual memory according to the virtual addresses ( $p\_vaddr$ ), memory sizes ( $p\_memsz$ ) and page attributes ( $p\_flags$ ) of all loadable ( $PT\_LOAD$ ) program segments defined in the  $PD_{ROOT}$  ELF image.

## **Hypervisor Information Page**

The microhypervisor maps the Hypervisor Information Page read-only into the memory space 4 KiB below the end of user-accessible virtual memory. The virtual address of the HIP is passed to EC<sub>ROOT</sub> at the entry point (Arm, x86).


#### **UTCB**

The microhypervisor maps the User Thread Control Block of EC<sub>ROOT</sub> into the memory space 4 KiB below the address of the Hypervisor Information Page.

All other { PD<sub>ROOT</sub>, SEL<sub>MEM</sub> } refer to a Null Capability (CAP<sub>0</sub>).

# 6.3 Hypervisor Information Page

The Hypervisor Information Page (HIP) conveys information about the platform and configuration to the Root Protection Domain (PD<sub>ROOT</sub>) and has the following layout:



All HIP fields are unsigned values, unless stated otherwise, and have the following meaning:

#### Signature

The value 0x41564f4e identifies the NOVA microhypervisor.

#### Checksum

The checksum is valid if 16bit-wise addition of the entire HIP contents produces a value of 0.

#### Length

Length of the entire HIP in bytes.

#### **NOVA Start/End Address**

Physical start and end address of the NOVA microhypervisor image.

## **MBUF Start/End Address**

Physical start and end address of the memory buffer console region (see C.1).

#### **ROOT Start/End Address**

Physical start and end address of the root protection domain image.

#### **ACPI RSDP Address**

#### **UEFI Memory Map Address**

## **UEFI Memory Map Size**

Total size of the **UEFI** Memory Map (0 if not present).

#### **UEFI Desc Size**

**UEFI** Memory Descriptor Size (0 if not present).

#### **UEFI Desc Version**

**UEFI** Memory Descriptor Version (0 if not present).

#### **STC Frequency**

Frequency of the System Time Counter (STC) in Hz.

## $\mathsf{SEL}_{NUM}$

Total number of Capability Selectors in each object space.

## $\mathsf{SEL}_{HST/ARCH}$

Number of Capability Selectors required for handling architectual host events. (Arm, x86)

## $\mathsf{SEL}_{HST/NOV\!A}$

Number of additional Capability Selectors required for handling microhypervisor host events. (Arm, x86)

#### SELCSTARCH

Number of Capability Selectors required for handling architectual guest events. (Arm, x86)

## SEL<sub>GST/NOVA</sub>

Number of additional Capability Selectors required for handling microhypervisor guest events. (Arm, x86)

#### CPUNIIM

Total number of CPUs that are online.

#### **CPU<sub>BSP</sub>**

The Bootstrap Processor (BSP) on which EC<sub>ROOT</sub> and SC<sub>ROOT</sub> have been created.

#### INT

Total number of pin-signaled interrupts that can be used via interrupt semaphores.

#### $INT_{MSI}$

Total number of message-signaled interrupts that can be used via interrupt semaphores.

#### **Features**

Supported platform features.

## **Architecture-Dependent**

Architecture-dependent part. (Arm, x86)

# Part IV Application Binary Interface

# 7 ABI aarch64

## 7.1 Boot State

## 7.1.1 NOVA Microhypervisor

The bootloader must set up the CPU register state according to one of the launch types listed below when it transfers control to the NOVA microhypervisor entry point. Furthermore, the following preconditions must be satisfied:

- The CPU must execute in EL2 (hypervisor mode) or in EL3 (monitor mode).
- Paging (MMU) must be disabled (SCTLR\_ELx.M=0) or must use an identity (1:1) mapping.
- Interrupts must be disabled (PSTATE.DAIF=0b1111).
- The physical memory region occupied by the microhypervisor image must be clean to the PoC.
- All DMA activity targeting the physical memory region occupied by the microhypervisor must be quiesced. That physical memory region should also be protected against DMA accesses on systems with an SMMU.

#### 7.1.1.1 Multiboot v2 Launch

Only this launch type supports 64-bit UEFI platforms.

Register	Value / Description
IP	Physical address of the NOVA Protection Domain (PD <sub>NOVA</sub> ) ELF image entry point
X0	Multiboot v2 magic value (0x36d76289) [8]
X1	Physical address of the Multiboot v2 information structure [8]
Other	~

The NOVA microhypervisor consumes the following multiboot tags, if present: 1, 3, 12, 20.

#### 7.1.1.2 Multiboot v1 Launch

Register	Value / Description
IP	Physical address of the NOVA Protection Domain (PD <sub>NOVA</sub> ) ELF image entry point
X0	Multiboot v1 magic value (0x2badb002) [9]
X1	Physical address of the Multiboot v1 information structure [9]
0ther	~

The NOVA microhypervisor consumes the following multiboot flags, if present: 2, 3.

## 7.1.1.3 Legacy Launch

Register	Value / Description
IP	Physical address of the NOVA Protection Domain (PD <sub>NOVA</sub> ) ELF image entry point
X0	Physical address of the Flattened Device Tree (FDT) for the hardware platform <sup>†</sup>
X1	Physical address of the Root Protection Domain (PD <sub>ROOT</sub> ) ELF image
Other	~

<sup>&</sup>lt;sup>†</sup>Due to its alignment constraint, a valid FDT address will never be equal to a Multiboot magic value.

## 7.1.2 Root Protection Domain

The NOVA microhypervisor sets up the CPU register state as follows when it transfers control to the Root Execution Context ( $EC_{ROOT}$ ):

- KOO1)			
Register	Value / Description		
IP	Virtual address of the Root Protection Domain (PD <sub>ROOT</sub> ) ELF image entry point		
SP	Virtual address of the Hypervisor Information Page (HIP)		
X0	X0 at boot time †		
X1	X1 at boot time †		
X2	X2 at boot time †		
Other	~		

 $<sup>^{\</sup>dagger}$ The register contains the preserved original value from the point when control was transferred from the bootloader to the microhypervisor.

## 7.2 Protected Resources

The following resources are protected by the NOVA microhypervisor and are therefore inaccessible to user-mode applications.

## 7.2.1 Memory Space

Physical memory regions occupied by:

- NOVA microhypervisor conveyed via HIP.
- GICD, GICR, GICC, GICH devices [10, 11] conveyed via ACPI MADT or via FDT.
- SMMU devices [12, 13] conveyed via ACPI IORT or via FDT.
- Firmware runtime services conveyed via UEFI memory map.

# 7.3 Physical Memory

## 7.3.1 Memory Map

The Root Protection Domain (PD<sub>ROOT</sub>) can obtain a list of available/reserved memory regions as follows:

- On platforms using Unified Extensible Firmware Interface, by parsing the UEFI memory map.
- On platforms using Flattened Device Tree, by parsing the FDT.

# 7.4 Virtual Memory

The accessible virtual memory range for user-mode applications is 0 - 0x7fffffffff.

## 7.4.1 Cacheability Attributes

<b>Encoding</b>	ATTR <sub>CA</sub>	Description
0x0	DEV	Device
0x1	DEV_E	Device, Early Ack
0x2	DEV_RE	Device, Early Ack, Reordering
0x3	DEV_GRE	Device, Early Ack, Reordering, Gathering
0x4	-	reserved
0x5	MEM_NC	Memory, Inner/Outer Non-Cacheable
<b>0</b> x6	MEM_WT	Memory, Inner/Outer Write-Through
0x7	MEM_WB	Memory, Inner/Outer Write-Back

Please refer to [3] for details on the architectural behavior.

## 7.4.2 Shareability Attributes

Encoding	ATTR <sub>SH</sub>	Description
0x0	NONE	Not Shareable
0x1	-	reserved
0x2	OUTER	Outer Shareable
0x3	INNER	Inner Shareable

Please refer to [3] for details on the architectural behavior.

# 7.5 Class Of Service

Class Of Service (COS) is currently not supported.

# 7.6 Event-Specific Capability Selectors

For the delivery of exception/intercept messages, the microhypervisor performs an implicit portal traversal.

The selector for the destination portal (SEL<sub>OBJ</sub>):

- is determined by adding the exception/intercept number to the affected Execution Context's Event Selector Base (SEL<sub>EVT</sub>).
- indexes into the Object Space (SPC<sub>OBJ</sub>) of the affected EC's Protection Domain (PD).
- must refer to a PT Object Capability (CAP<sub>OBJ<sub>PT</sub></sub>) with permission EVENT that is bound to an EC on the same core as the affected EC, otherwise the affected EC is killed.

## 7.6.1 Architectural Events

## **Host Exceptions and Guest Intercepts**

$SEL_{OBJ}$	Exception / Intercept	$SEL_{OBJ}$	Exception / Intercept
SEL <sub>EVT</sub> + 0x00	Unknown Reason	$SEL_{EVT} + 0x20$	Instruction Abort (lower EL)
$SEL_{EVT} + 0x01$	Trapped WFI or WFE	$SEL_{EVT} + 0x21$	Instruction Abort (same EL)*
$SEL_{EVT} + 0x02$	reserved	$SEL_{EVT} + 0x22$	PC Alignment Fault
$SEL_{EVT} + 0x03$	Trapped MCR or MRC	$SEL_{EVT} + 0x23$	reserved
$SEL_{EVT} + 0x04$	Trapped MCRR or MRRC	$SEL_{EVT} + 0x24$	Data Abort (lower EL)
$SEL_{EVT} + 0x05$	Trapped MCR or MRC	$SEL_{EVT} + 0x25$	Data Abort (same EL)*
$SEL_{EVT} + 0x06$	Trapped LDC or STC	$SEL_{EVT} + 0x26$	SP Alignment Fault
$SEL_{EVT} + 0x07$	SME, SVE, SIMD, FPU	$SEL_{EVT} + 0x27$	Memory Operation Exception
$SEL_{EVT} + 0x08$	Trapped VMRS Access	$SEL_{EVT} + 0x28$	Trapped FPU (AArch32)
$SEL_{EVT} + 0x09$	Trapped PAuth Instruction	$SEL_{EVT} + 0x29$	reserved
$SEL_{EVT} + 0x0a$	Trapped LD64B or ST64B	$SEL_{EVT} + 0x2a$	reserved
$SEL_{EVT} + 0x0b$	reserved	$SEL_{EVT} + 0x2b$	reserved
$SEL_{EVT} + 0x0c$	Trapped MRRC	$SEL_{EVT} + 0x2c$	Trapped FPU (AArch64)
$SEL_{EVT} + 0x0d$	Branch Target Exception	$SEL_{EVT} + 0x2d$	reserved
$SEL_{EVT} + 0x0e$	Illegal Execution State	$SEL_{EVT} + 0x2e$	reserved
$SEL_{EVT} + 0x0f$	reserved	$SEL_{EVT} + 0x2f$	SError
$SEL_{EVT} + 0x10$	reserved	$SEL_{EVT} + 0x30$	Breakpoint (lower EL)
$SEL_{EVT} + 0x11$	SVC (from AArch32 State)	$SEL_{EVT} + 0x31$	Breakpoint (same EL)*
$SEL_{EVT} + 0x12$	HVC (from AArch32 State)	$SEL_{EVT} + 0x32$	Software Step (lower EL)
$SEL_{EVT} + 0x13$	SMC (from AArch32 State)	$SEL_{EVT} + 0x33$	Software Step (same EL)*
$SEL_{EVT} + 0x14$	reserved	$SEL_{EVT} + 0x34$	Watchpoint (lower EL)
$SEL_{EVT} + 0x15$	SVC (from AArch64 State)*	$SEL_{EVT} + 0x35$	Watchpoint (same EL)*
$SEL_{EVT} + 0x16$	HVC (from AArch64 State)	$SEL_{EVT} + 0x36$	reserved
$SEL_{EVT} + 0x17$	SMC (from AArch64 State)	$SEL_{EVT} + 0x37$	reserved
$SEL_{EVT} + 0x18$	Trapped MSR or MRS	$SEL_{EVT} + 0x38$	BKPT (AArch32)
$SEL_{EVT} + 0x19$	Trapped SVE	$SEL_{EVT} + 0x39$	reserved
$SEL_{EVT} + 0x1a$	Trapped ERET	$SEL_{EVT} + 0x3a$	Vector Catch (AArch32)
$SEL_{EVT} + 0x1b$	TSTART Exception	$SEL_{EVT} + 0x3b$	reserved
$SEL_{EVT} + 0x1c$	PAuth Instruction Failure	$SEL_{EVT} + 0x3c$	BRK (AArch64)
$SEL_{EVT} + 0x1d$	Trapped SME	$SEL_{EVT} + 0x3d$	reserved
$SEL_{EVT} + 0x1e$	Granule Protection Exception	$SEL_{EVT} + 0x3e$	reserved
$SEL_{EVT} + 0x1f$	reserved	$SEL_{EVT} + 0x3f$	reserved

Please refer to [3] for more details on each of these events.

<sup>\*</sup>These events may be handled by the microhypervisor, in which case they will not cause portal traversals.

# 7.6.2 Microhypervisor Events

SEL <sub>OBJ</sub>	Event
SEL <sub>EVT</sub> + SEL <sub>ARCH</sub> + 0x0	Startup
$SEL_{EVT} + SEL_{ARCH} + 0x1$	Recall
$SEL_{EVT} + SEL_{ARCH} + 0x2$	Virtual Timer

The value of  $\mathsf{SEL}_{\mathsf{ARCH}}$  depends on the origin of the event:

- SEL<sub>ARCH</sub> = SEL<sub>HST/ARCH</sub> (0x40) for events that occurred in the host.
- $SEL_{ARCH} = \frac{SEL_{GST/ARCH}}{(0x40)}$  for events that occurred in the guest.

# 7.7 Architecture-Dependent Structures

# 7.7.1 Hypervisor Information Page



#### **SMG<sub>NUM</sub>**

Total number of Stream Mapping Groups (SMGs).

#### **CTX**<sub>NUM</sub>

Total number of Translation Contexts (CTXs).

# 7.7.2 User Thread Control Block

	-	VMCR	ELRSR	+0x2d0	)
AP1R3	AP1R2	AP1R1	AP1R0	+0x2c0	
APOR3	AP0R2	AP0R1	AP0R0	+0x2b0	
LR	15	LR1	.4	+0x2a0	
LR13		LR1	.2	+0x290	
LR	11	LR1	.0	+0x280	GIC
LR	.9	LR8	3	+0x270	
LR	.7	LR6	5	+0x260	
LR	.5	LR4		+0x250	
LR	.3	LR2	2	+0x240	
LR		LRO		+0x230	)
CNTVO	FF_EL2	CNTKCT	L_EL1	+0x220	TMI
CNTV_C	TL_EL0	CNTV_CV	AL_ELO	+0x210	) 11,11
	-	HPFAR	_EL2	+0x200	)
FAR	_EL2	ESR_	EL2	+0x1f0	
SPSR	_EL2	ELR_	EL2	+0x1e0	EL2
VMPID	R_EL2	VPIDR	_EL2	+0x1d0	
HCRX	_EL2	HCR_	EL2	+0x1c0	)
	-	MDSCR	_EL1	+0x1b0	)
SCTL	R_EL1	VBAR_	EL1	+0x1a0	
AMAI	R_EL1	MAIR_	EL1	+0x190	
TCR.	_EL1	TTBR1_EL1		+0x180	
TTBR	0_EL1	AFSR1_EL1		+0x170	EL1
AFSR	0_EL1	FAR_	EL1	+0x160	
ESR	_EL1	SPSR_	EL1	+0x150	
ELR.	_EL1	CONTEXTI	DR_EL1	+0x140	
TPID	R_EL1	SP_E	L1	+0x130	)
-	HSTR	IFSR	DACR	+0x120	A32
SPSR_und	SPSR_irq	SPSR_fiq	SPSR_abt	+0x110	$\int A32$
TPIDR	RO_EL0	TPIDR	_EL0	+0x100	)
SP_	EL0	X30 (L	R_fiq)	+0x0f0	
X29 (	SP_fiq)	X28 (R1	X28 (R12_fiq)		
X27 (R	11_fiq)	X26 (R10_fiq)		+0x0d0	
X25 (I	R9_fiq)	X24 (R8_fiq)		+0x0c0	
X23 (	SP_und)	X22 (LR_und)		+0x0b0	
X21 (	SP_abt)	X20 (LR_abt)		+0x0a0	
X19 (	SP_svc)	X18 (LR_svc)		+0x090	
X17 (SP_irq)		X16 (LR_irq)		+0x080	ELC
X15 (SP_hyp)		X14 (LR_usr)		+0x070	
X13 (SP_usr)		X12 (R12_usr)		+0x060	
X11 (R11_usr)		X10 (R10_usr)		+0x050	
X9 (1	R9_usr)	X8 (R8_usr)		+0x040	
X7 (1	R7)	X6 (R6)		+0x030	
	R5)	X4 (R		+0x020	
	R3)	X2 (R		+0x020 +0x010	
	R1)	X0 (R	0)	+0x010 +0x000	J
<u></u>	<u> </u>	0 48 32	16	+0X000	

## 7.7.3 Message Transfer Descriptor

The Message Transfer Descriptor (MTD), which controls the subset of the architectural state transferred during exceptions and intercepts, as described in Section 4.4.2, has the following layout:



Each MTD bit controls the transfer of the listed architectural state to/from the respective fields in the UTCB (7.7.2) as follows:

- State with access r can be read from the architectural state into the UTCB.
- State with access w can be written from the UTCB into the architectural state.

MTD Bit	Access	<b>Host Exception State</b>	Guest Intercept State	
POISON	W	Kills the Thread	Kills the vCPU	
$ICI^{\dagger}$	W	Invalidates the entire I-Cache	Invalidates the entire I-Cache	
GPR	rw	X0 X30	X0 X30	
EL0_SP	rw	SP_EL0	SP_EL0	
EL0_IDR	rw	TPIDR_EL0, TPIDRRO_EL0	TPIDR_EL0, TPIDRRO_EL0	
A32_SPSR	rw	-	SPSR_ABT, SPSR_FIQ, SPSR_IRQ, SPSR_UND	
A32_DIH	rw	_	DACR, IFSR, HSTR	
EL1_SP	rw	-	SP_EL1	
EL1_IDR	rw	_	TPIDR_EL1, CONTEXTIDR_EL1	
EL1_ELR_SPSR	rw	_	ELR_EL1, SPSR_EL1	
EL1_ESR_FAR	rw	_	ESR_EL1, FAR_EL1	
EL1_AFSR	rw	_	AFSR0_EL1, AFSR1_EL1	
EL1_TTBR	rw	_	TTBR0_EL1, TTBR1_EL1	
EL1_TCR	rw	_	TCR_EL1	
EL1_MAIR	rw	_	MAIR_EL1, AMAIR_EL1	
EL1_VBAR	rw	_	VBAR_EL1	
EL1_SCTLR	rw	_	SCTLR_EL1	
EL1_MDSCR	rw	_	MDSCR_EL1	
EL2_HCR	rw	-	HCR_EL2, HCRX_EL2	
EL2_IDR	rw	_	VPIDR_EL2, VMPIDR_EL2	
EL2_ELR_SPSR	rw	ELR_EL2, SPSR_EL2*	ELR_EL2, SPSR_EL2	
EL2_ESR_FAR	r	ESR_EL2, FAR_EL2	ESR_EL2, FAR_EL2	
EL2_HPFAR	r	_	HPFAR_EL2	
TWD			CNTV_CVAL_EL0, CNTV_CTL_EL0	
TMR	rw	_	CNTKCTL_EL1, CNTVOFF_EL2	
CTC	rw		LRO LR15, APxRO APxR3	
GIC r -		_	ELRSR, VMCR	

<sup>\*</sup>Only the condition flags are writable.

<sup>†</sup>Only affects a VIPT instruction cache of the local core. Has no effect on PIPT instruction caches, data caches, or caches of other cores.

## 7.7.4 Device Assignment Descriptor

The Device Assignment Descriptor (DAD) describes a device to be assigned to a Protection Domain (PD).

On Arm, it also specifies the SMMU resources that should be used to manage DMA transactions of that device.



The fields are defined as follows:

#### SID

Designates the device via its Stream Identifier (SID).

#### SID Mask

Specifies which bits of that SID should be matched (0) or ignored (1) by the Stream Mapping Group.

#### SMG

Specifies the Stream Mapping Group (SMG) to use for that SID – must be < SMG<sub>NUM</sub>.

#### CTX

Specifies the Translation Context (CTX) to use for that SMG – must be  $< CTX_{NUM}$ .

System software must ensure an unambiguous assignment of Stream Identifiers to Stream Mapping Groups, i.e. it must configure the SID/Mask fields across all Stream Mapping Groups such that no SID multi-matches can occur.

# 7.8 Calling Convention

The following pages describes the calling convention for each hypercall. An execution context calls into the microhypervisor by loading the hypercall identifier and other parameters into the specified CPU registers and then executes the svc #0 instruction [3].

The hypercall identifier consists of the hypercall number and hypercall-specific flags, as illustrated in Figure 7.1.



Figure 7.1: Hypercall Identifier

The status code returned from a hypercall has the format shown in Figure 7.2.




Figure 7.2: Status Code

The assignment of hypercall parameters to CPU registers is shown on the left side; the contents of the CPU registers after the hypercall is shown on the right side.

#### **IPC Call**


## **IPC Reply**

#### **Create Protection Domain**

#### **Create Execution Context**

## **Create Scheduling Context**

#### **Create Portal**



### **Create Semaphore**

#### **Control Protection Domain**

## **Control Execution Context**

## **Control Scheduling Context**

#### **Control Portal**

## **Control Semaphore**

## **Control Hardware**

## **Assign Interrupt**

## **Assign Device**

# 7.9 Supplementary Functionality

This section describes functions that do **not** conform to the calling convention for hypercalls. Because these functions cannot perform capability-based access control, their invocation is restricted to the Root Protection Domain (PD<sub>ROOT</sub>). Invocation of these functions from any other Protection Domain generates an exception.

#### **Secure Monitor Call**

		proxy_smc		
$identifier_{[31-0]}$	X0	<u> </u>	X0	~
_	X1		X1	~
_	X2		X2	~
_	Х3		Х3	~
_	X4		X4	~
_	X5		X5	~
_	Х6		Х6	~
-	Х7		X7	~
-	X8		X8	~
-	Х9		Х9	~
-	X10		X10	~
-	X11		X11	~
_	X12		X12	~
_	X13		X13	~
_	X14		X14	~
_	X15		X15	~
_	X16		X16	~
-	X17		X17	~
	IP	svc #1	IP	IP+4

This call is proxy-filtered by the microhypervisor. If the combination of invoked service (identifier $_{[29-24]}$ ) and function (identifier $_{[15-0]}$ ) is listed in the table below, then the microhypervisor issues the corresponding SMC to platform firmware on behalf of the caller. Otherwise, this function generates an exception. Register allocation conforms to the Arm SMCCC [14].

Service	Description	Function	Description
0x2	SIP Service Calls	0x0000-0xffff	All functions
0x4	Standard Secure Service Calls	0x0050-0x005f	TRNG functions [15]
<b>UX4</b>		0x0130-0x013f	PCI functions [16]
0x30-0x31	Trusted Application Calls	0x0000-0xffff	All functions
0x32-0x3f	Trusted OS Calls	0x0000-0xffff	All functions

# 8 ABI x86-64

## 8.1 Boot State

## 8.1.1 NOVA Microhypervisor

The bootloader must set up the CPU register state according to one of the launch types listed below when it transfers control to the NOVA microhypervisor entry point. Furthermore, the following preconditions must be satisfied:

- The CPU state must conform to a machine state defined in the Multiboot Specification v2 [8] or v1 [9].
- All DMA activity targeting the physical memory region occupied by the microhypervisor must be quiesced. That physical memory region should also be protected against DMA accesses on systems with an IOMMU.

#### 8.1.1.1 Multiboot v2 Launch

Only this launch type supports 64-bit UEFI platforms.

Register	Value / Description
EIP	Physical address of the NOVA Protection Domain (PD <sub>NOVA</sub> ) ELF image entry point
EAX	Multiboot v2 magic value (0x36d76289) [8]
EBX	Physical address of the Multiboot v2 information structure [8]
0ther	~

The NOVA microhypervisor consumes the following multiboot tags, if present: 1, 3, 12, 20.

## 8.1.1.2 Multiboot v1 Launch

Register	Value / Description
EIP	Physical address of the NOVA Protection Domain (PD <sub>NOVA</sub> ) ELF image entry point
EAX	Multiboot v1 magic value (0x2badb002) [9]
EBX	Physical address of the Multiboot v1 information structure [9]
0ther	~

The NOVA microhypervisor consumes the following multiboot flags, if present: 2, 3.

## 8.1.2 Root Protection Domain

The NOVA microhypervisor sets up the CPU register state as follows when it transfers control to the Root Execution Context ( $EC_{ROOT}$ ):

Register	Value / Description
RIP	Virtual address of the Root Protection Domain (PD <sub>ROOT</sub> ) ELF image entry point
RSP	Virtual address of the Hypervisor Information Page (HIP)
RDI	EAX at boot time †
RSI	EBX at boot time †
Other	~

<sup>†</sup>The register contains the preserved original value from the point when control was transferred from the bootloader to the microhypervisor.

## 8.2 Protected Resources

The following resources are protected by the NOVA microhypervisor and are therefore inaccessible to user-mode applications.

## 8.2.1 Memory Space

Physical memory regions occupied by:

- NOVA microhypervisor conveyed via HIP.
- LAPIC, IOAPIC devices conveyed via ACPI MADT.
- IOMMU devices [17, 18] conveyed via ACPI DMAR or IVRS.
- Firmware runtime services conveyed via UEFI memory map.

## 8.2.2 I/O Port Space

- ACPI fixed registers PM1a\_CNT, PM1b\_CNT, PM2\_CNT conveyed via ACPI FADT.
- SMI\_CMD port conveyed via ACPI FADT.

# 8.3 Physical Memory

## 8.3.1 Memory Map

The Root Protection Domain (PD<sub>ROOT</sub>) can obtain a list of available/reserved memory regions as follows:

- On platforms using Multiboot v2 (UEFI boot services enabled), by parsing the UEFI memory map [7].
- On platforms using Multiboot v2, by parsing the Multiboot v2 memory map [8].
- On platforms using Multiboot v1, by parsing the Multiboot v1 memory map [9].

# 8.4 Virtual Memory

The accessible virtual memory range for user-mode applications is 0-0x7ffffffffff.

## 8.4.1 Cacheability Attributes

Encoding	ATTR <sub>CA</sub>	Description
0x0	WB	Write Back
0x1	WT	Write Through
0x2	WC	Write Combining
0x3	UC	Strong Uncacheable
0x4	WP	Write Protected

Please refer to [4, 5] for details on the architectural behavior.

## 8.4.2 Shareability Attributes

Encoding	$ATTR_{SH}$	Description
0x0	UNUSED	Always use this value

## 8.5 Class Of Service

Class Of Service (COS) support is indicated by CPUID leaf 0x7, sub-leaf 0x0: EBX[15].

The Root Protection Domain (PD<sub>ROOT</sub>) must perform the following steps on each CPU to configure QOS settings:

- 1. Invoke ctrl\_hw to establish a valid QOS configuration:
  - CDP<sub>L3</sub> support is indicated by CPUID leaf 0x10, sub-leaf 0x1: ECX<sub>[2]</sub>
  - CDP<sub>L2</sub> support is indicated by CPUID leaf 0x10, sub-leaf 0x2: ECX<sub>[2]</sub>
- 2. Determine COS<sub>NUM</sub> as the maximum of the following:
  - $COS_{L3}$  from CPUID leaf 0x10, sub-leaf 0x1:  $(1+EDX_{[15-0]})>>X$ , where
    - X=0 if  $CDP_{L3}$  is disabled.
    - X=1 if  $CDP_{L3}$  is enabled.
  - $COS_{L2}$  from CPUID leaf 0x10, sub-leaf 0x2:  $(1+EDX_{[15-0]})>>X$ , where
    - X=0 if  $CDP_{L2}$  is disabled.
    - X=1 if  $CDP_{L2}$  is enabled.
  - COS<sub>MB</sub> from CPUID leaf 0x10, sub-leaf 0x3: (1+EDX<sub>[15-0]</sub>)
- 3. Invoke ctrl\_hw to configure the following:
  - For each COS<sub>L3</sub>: CAT/CDP L3 Capacity Bitmask(s)
  - For each COS<sub>L2</sub>: CAT/CDP L2 Capacity Bitmask(s)
  - For each COS<sub>MB</sub>: MBA Delay

# 8.6 Event-Specific Capability Selectors

For the delivery of exception/intercept messages, the microhypervisor performs an implicit portal traversal.

The selector for the destination portal (SEL<sub>OBJ</sub>):

- is determined by adding the exception/intercept number to the affected Execution Context's Event Selector Base (SEL<sub>EVT</sub>).
- indexes into the Object Space (SPC<sub>OBJ</sub>) of the affected EC's Protection Domain (PD).
- must refer to a PT Object Capability (CAP<sub>OBJ<sub>PT</sub></sub>) with permission EVENT that is bound to an EC on the same core as the affected EC, otherwise the affected EC is killed.

## 8.6.1 Architectural Events

## **Host Exceptions**

$SEL_{OBJ}$	Exception	$SEL_{OBJ}$	Exception
$SEL_{EVT} + 0x00$	#DE	$SEL_{EVT} + 0x10$	#MF
$SEL_{EVT} + 0x01$	#DB	$SEL_{EVT} + 0x11$	#AC
$SEL_{EVT} + 0x02$	reserved	$SEL_{EVT} + 0x12$	#MC*
$SEL_{EVT} + 0x03$	#BP	$SEL_{EVT} + 0x13$	#XM
$SEL_{EVT} + 0x04$	#OF	$SEL_{EVT} + 0x14$	#VE
$SEL_{EVT} + 0x05$	#BR	$SEL_{EVT} + 0x15$	#CP
$SEL_{EVT} + 0x06$	#UD	$SEL_{EVT} + 0x16$	reserved
$SEL_{EVT} + 0x07$	#NM*	$SEL_{EVT} + 0x17$	reserved
$SEL_{EVT} + 0x08$	#DF*	$SEL_{EVT} + 0x18$	reserved
$SEL_{EVT} + 0x09$	reserved	$SEL_{EVT} + 0x19$	reserved
$SEL_{EVT} + 0x0a$	#TS*	$SEL_{EVT} + 0x1a$	reserved
$SEL_{EVT} + 0x0b$	#NP	$SEL_{EVT} + 0x1b$	reserved
$SEL_{EVT} + 0x0c$	#SS	$SEL_{EVT} + 0x1c$	reserved
$SEL_{EVT} + 0x0d$	#GP	$SEL_{EVT} + 0x1d$	reserved
$SEL_{EVT} + 0x0e$	#PF	$SEL_{EVT} + 0x1e$	reserved
$SEL_{EVT} + 0x0f$	reserved	$SEL_{EVT} + 0x1f$	reserved

<sup>\*</sup>These events may be handled by the microhypervisor, in which case they will not cause portal traversals.

<sup>&</sup>lt;sup>†</sup>These events may be force-enabled by the microhypervisor, in which case they will cause portal traversals.

## **Guest Intercepts (VMX)**

$SEL_{OBJ}$	Intercept	$SEL_{\mathbf{OBJ}}$	Intercept
$SEL_{EVT} + 0x00$	Exception or NMI*	$SEL_{EVT} + 0x28$	PAUSE
$SEL_{EVT} + 0x01$	External Interrupt*	$SEL_{EVT} + 0x29$	VM Entry Failure (MCE)
$SEL_{EVT} + 0x02$	Triple Fault <sup>†</sup>	$SEL_{EVT} + 0x2a$	reserved
$SEL_{EVT} + 0x03$	INIT <sup>†</sup>	$SEL_{EVT} + 0x2b$	TPR Below Threshold
$SEL_{EVT} + 0x04$	SIPI <sup>†</sup>	$SEL_{EVT} + 0x2c$	APIC Access
$SEL_{EVT} + 0x05$	I/O SMI	$SEL_{EVT} + 0x2d$	Virtualized EOI
$SEL_{EVT} + 0x06$	Other SMI	$SEL_{EVT} + 0x2e$	GDTR/IDTR Access
$SEL_{EVT} + 0x07$	Interrupt Window	$SEL_{EVT} + 0x2f$	LDTR/TR Access
$SEL_{EVT} + 0x08$	NMI Window	$SEL_{EVT} + 0x30$	EPT Violation <sup>†</sup>
$SEL_{EVT} + 0x09$	Task Switch <sup>†</sup>	$SEL_{EVT} + 0x31$	EPT Misconfiguration
$SEL_{EVT} + 0x0a$	CPUID <sup>†</sup>	$SEL_{EVT} + 0x32$	INVEPT
$SEL_{EVT} + 0x0b$	GETSEC <sup>†</sup>	$SEL_{EVT} + 0x33$	RDTSCP
$SEL_{EVT} + 0x0c$	HLT <sup>†</sup>	$SEL_{EVT} + 0x34$	Preemption Timer
$SEL_{EVT} + 0x0d$	INVD <sup>†</sup>	$SEL_{EVT} + 0x35$	INVVPID
$SEL_{EVT} + 0x0e$	INVLPG	$SEL_{EVT} + 0x36$	WBINVD, WBNOINVD
$SEL_{EVT} + 0x0f$	RDPMC	$SEL_{EVT} + 0x37$	XSETBV
$SEL_{EVT} + 0x10$	RDTSC	$SEL_{EVT} + 0x38$	APIC Write
$SEL_{EVT} + 0x11$	RSM	$SEL_{EVT} + 0x39$	RDRAND
$SEL_{EVT} + 0x12$	VMCALL	$SEL_{EVT} + 0x3a$	INVPCID
$SEL_{EVT} + 0x13$	VMCLEAR	$SEL_{EVT} + 0x3b$	VMFUNC
$SEL_{EVT} + 0x14$	VMLAUNCH	$SEL_{EVT} + 0x3c$	ENCLS
$SEL_{EVT} + 0x15$	VMPTRLD	$SEL_{EVT} + 0x3d$	RDSEED
$SEL_{EVT} + 0x16$	VMPTRST	$SEL_{EVT} + 0x3e$	PML Log Full
$SEL_{EVT} + 0x17$	VMREAD	$SEL_{EVT} + 0x3f$	XSAVES
$SEL_{EVT} + 0x18$	VMRESUME	$SEL_{EVT} + 0x40$	XRSTORS
$SEL_{EVT} + 0x19$	VMWRITE	$SEL_{EVT} + 0x41$	reserved
$SEL_{EVT} + 0x1a$	VMXOFF	$SEL_{EVT} + 0x42$	SPP Miss / Misconfiguration
$SEL_{EVT} + 0x1b$	VMXON	$SEL_{EVT} + 0x43$	UMWAIT
$SEL_{EVT} + 0x1c$	CR Access*	$SEL_{EVT} + 0x44$	TPAUSE
$SEL_{EVT} + 0x1d$	DR Access	$SEL_{EVT} + 0x45$	LOADIWKEY
$SEL_{EVT} + 0x1e$	I/O Access <sup>†</sup>	$SEL_{EVT} + 0x46$	reserved
$SEL_{EVT} + 0x1f$	RDMSR <sup>†</sup>	$SEL_{EVT} + 0x47$	reserved
$SEL_{EVT} + 0x20$	WRMSR <sup>†</sup>	$SEL_{EVT} + 0x48$	ENQCMD PASID Failure
$SEL_{EVT} + 0x21$	VM Entry Failure (State) <sup>†</sup>	$SEL_{EVT} + 0x49$	ENQCMDS PASID Failure
$SEL_{EVT} + 0x22$	VM Entry Failure (MSR)	$SEL_{EVT} + 0x4a$	Bus Lock
$SEL_{EVT} + 0x23$	reserved	$SEL_{EVT} + 0x4b$	Notify Window
$SEL_{EVT} + 0x24$	MWAIT	$SEL_{EVT} + 0x4c$	SEAMCALL
$SEL_{EVT} + 0x25$	MTF	$SEL_{EVT} + 0x4d$	TDCALL
$SEL_{EVT} + 0x26$	reserved	$SEL_{EVT} + 0x4e$	reserved
$SEL_{EVT} + 0x27$	MONITOR	$SEL_{EVT} + 0x4f$	reserved

Please refer to [4] for more details on each of these events.

# 8.6.2 Microhypervisor Events

SEL <sub>OBJ</sub>	Event
SEL <sub>EVT</sub> + SEL <sub>ARCH</sub> + 0x0	Startup
$SEL_{EVT} + SEL_{ARCH} + 0x1$	Recall

The value of SEL<sub>ARCH</sub> depends on the origin of the event:

- $SEL_{ARCH} = SEL_{HST/ARCH}$  (0x20) for events that occurred in the host.
- $SEL_{ARCH} = SEL_{GST/ARCH}$  (0x100) for events that occurred in the guest.

# 8.7 Architecture-Dependent Structures

# 8.7.1 Hypervisor Information Page

The architecture-dependent HIP structure is empty.

# 8.7.2 User Thread Control Block

	-	IA32_KERNEL_GS_BASE					
IA32_	FMASK	IA32_LSTAR					
IA32.	_STAR	IA32_EFER					
IA32	_PAT	IA32_SYSENTER_EIP					
IA32_SYS	ENTER_ESP	IA32_SYSENTER_CS					
IA32	_XSS	XCR0					
Di	R7	CR8					
C	R4	CR3					
C	R2	CR0					
PDP	TE3	PDP	PDPTE2				
PDP	TE1	PDP	TE0				
Base	IDTR	Limit IDTR		-			
Base	GDTR	Limit GDTR					
Base	LDTR	Limit LDTR	AR LDTR*	SEL LDTR			
Base	e TR	Limit TR	AR TR*	SEL TR			
Base	e GS	Limit GS	AR GS*	SEL GS			
Base	e FS	Limit FS	AR FS*	SEL FS			
Base	e ES	Limit ES	AR ES*	SEL ES			
Base	e DS	Limit DS	AR DS*	SEL DS			
Base	e SS	Limit SS	AR SS*	SEL SS			
Base	e CS	Limit CS	AR CS*	SEL CS			
IDT Vectoring Error	IDT Vectoring Info	Interruption Error	Interruption Info				
TPR Threshold	PF Error Match	PF Error Mask EXC Intercepts					
CR4 Int	ercepts	CR0 Intercepts					
3rd Exec	Controls	2nd Exec Controls 1st Exec Controls					
	-	3rd Qualification					
2nd Qual	ification	1st Qualification					
Activity	Interruptibility	Instruction Info	Instructi	on Length			
RIP	1	RFLAGS					
R15		R14					
R13		R12					
R11		R10					
R9		R8					
R7	(RDI)	R6 (RSI)					
R5	(RBP)	R4 (RSP)					
R3	(RBX)	R2 (RDX)					
R1	(RCX)	R0	(RAX)				

<sup>\*</sup>See Section 8.7.2.1 for encoding details. †See Section 8.7.2.2 for encoding details.

## 8.7.2.1 Encoding: Segment Access Rights


~	U	G	D/B	L	AVL	P	DF	L	S		Type	
	12	11	10	9	8	7	6	5	4	3		0
Field	Field				Description							
U		0 = Segment Usable				_						
O			1 = Segment Unusable									
G	Granularity											
D/B		0 = 16-bit segment										
D/ D			1 = 32-bit segment						_			
L			64-bit mode active (CS only)									
AVL			Available for use by system software									
P			Segment Present									
DPL			Descriptor Privilege Level									
S			0 = System				_					
			1 = 0	Code o	r Data							
Type			Segment Type						_			

## 8.7.2.2 Encoding: Interruption Information

V	~ N I E Type Vector								
31	13 12 11 10 8 7 0								
Field	Description								
V	0 = Fields E, Type, Vector are invalid								
	1 = Fields E, Type, Vector are valid								
N	0 = Do not request an NMI window								
	1 = Request an NMI window								
I	0 = Do not request an interrupt window								
	1 = Request an interrupt window								
E	0 = Do not deliver the error code from the UTCB Interruption Error field								
	1 = Deliver the error code from the UTCB Interruption Error field								
	0 = External Interrupt								
	2 = Non-Maskable Interrupt								
Туре	3 = Hardware Exception								
Type	4 = Software Interrupt								
	5 = Privileged Software Exception								
	6 = Software Exception								
	7 = Other Event (not delivered through IDT)								
Vector	IDT Vector of Interrupt or Exception								

## 8.7.3 Message Transfer Descriptor

The Message Transfer Descriptor (MTD), which controls the subset of the architectural state transferred during exceptions and intercepts, as described in Section 4.4.2, has the following layout:



Each MTD bit controls the transfer of the listed architectural state to/from the respective fields in the UTCB (8.7.2) as follows:

- State with access r can be read from the architectural state into the UTCB.
- State with access w can be written from the UTCB into the architectural state.

MTD Bit	Access	<b>Host Exception State</b>	Guest Intercept State		
POISON	W	Kills the Thread	Kills the vCPU		
GPR <sub>0-7</sub>	rw	R0 R7	R0 R7		
$GPR_{8-15}$	rw	R8 R15	R8 R15		
RFLAGS	rw	RFLAGS*	RFLAGS		
RIP	rw	RIP	RIP, Instruction Length, Instruction Info		
STA	rw	-	Interruptibility State, Activity State		
QUAL	r	Qualifications <sup>†</sup>	Qualifications <sup>‡</sup>		
CTRL	W		Execution Controls, CR Intercepts, EXC Intercepts		
CIKL		_	PF Error Mask/Match		
TPR	W	-	TPR Threshold		
INJ	rw		Interruption Info, Interruption Error		
TNJ	r	_	IDT Vectoring Info, IDT Vectoring Error		
CS/SS	rw	-	CS, SS (Selector, Base, Limit, AR)		
DS/ES	rw	-	DS, ES (Selector, Base, Limit, AR)		
FS/GS	rw	_	FS, GS (Selector, Base, Limit, AR)		
TR	rw	-	TR (Selector, Base, Limit, AR)		
LDTR	rw	-	LDTR (Selector, Base, Limit, AR)		
GDTR	rw	_	GDTR (Base, Limit)		
IDTR	rw	_	IDTR (Base, Limit)		
PDPTE	rw	-	PDPTE0 PDPTE3		
CR	rw	_	CRO, CR2, CR3, CR4, CR8		
DR	rw	-	DR7		
XSAVE	rw	-	XCRO, IA32_XSS		
SYSENTER	rw	_	IA32_SYSENTER_{CS,ESP,EIP}		
PAT	rw	_	IA32_PAT		
EFER	rw	-	IA32_EFER		
SYSCALL	rw	-	IA32_{STAR,LSTAR,FMASK}		
KERNEL_GS	rw	-	IA32_KERNEL_GS_BASE		
TLB	W	-	Invalidates the TLB for the vCPU		

<sup>\*</sup>Only the status and control flags are writable.

<sup>†</sup>Qualification fields contain exception error code (1st), page-fault linear address (2nd).

<sup>&</sup>lt;sup>‡</sup>Qualification fields contain exit qualification (1st), guest-linear address (2nd), guest-physical address (3rd).

# 8.7.4 Device Assignment Descriptor

The Device Assignment Descriptor (DAD) describes a device to be assigned to a Protection Domain (PD). On x86, IOMMU resources need not be specified.



The fields are defined as follows:

## B, D, F:

Designates the device via its Bus/Device/Function (BDF) source identifier.

# 8.8 Calling Convention

The following pages describes the calling convention for each hypercall. An execution context calls into the microhypervisor by loading the hypercall identifier and other parameters into the specified CPU registers and then executes the syscall instruction [4, 5].

The hypercall identifier consists of the hypercall number and hypercall-specific flags, as illustrated in Figure 8.1.



Figure 8.1: Hypercall Identifier

The status code returned from a hypercall has the format shown in Figure 8.2.




Figure 8.2: Status Code


The assignment of hypercall parameters to CPU registers is shown on the left side; the contents of the CPU registers after the hypercall is shown on the right side.

#### **IPC Call**


$$\begin{array}{c|cccc} pt_{[63-8]} & hypercall_{[7-0]} & RDI & & & & & & & RDI & & \\ & mtd_{[31-0]} & RSI & & & & & RSI & mtd_{[31-0]} \\ & - & RCX & & & RCX & RIP+2 \\ & - & R11 & & & R11 & 0x202 \\ & - & RIP & syscall & RIP & RIP+2 \end{array}$$

## **IPC Reply**


## **Create Protection Domain**




#### **Create Execution Context**




#### **Create Scheduling Context**




#### **Create Portal**



#### **Create Semaphore**



#### **Control Protection Domain**



#### **Control Execution Context**

$ec_{[63-8]}$ hypercall <sub>[7-0]</sub>	RDI	$\overset{\texttt{ctrl\_ec}}{\longrightarrow}$	RDI	status <sub>[7-0]</sub>
-	RCX		RCX	RIP+2
-	R11		R11	0x202
-	RIP	syscall	RIP	RIP+2

## **Control Scheduling Context**

$sc_{[63-8]}$ hypercall $_{[7-0]}$	RDI	ctrl_sc	RDI	status <sub>[7–0]</sub>
-	RSI		RSI	stc
-	RCX		RCX	RIP+2
=	R11		R11	0x202
-	RIP	syscall	RIP	RIP+2

#### **Control Portal**

# **Control Semaphore**

# **Control Hardware**

# **Assign Interrupt**

# **Assign Device**

		assign_dev		
$pd_{[63-8]}$ hypercall $_{[7-0]}$	RDI	<u> </u>	RDI	$status_{[7-0]}$
$smmu_{[63-12]} acc_{[1-0]}$	RSI		RSI	=
dad	RDX		RDX	≡
-	RCX		RCX	RIP+2
-	R11		R11	0x202
-	RIP	syscall	RIP	RIP+2

# Part V Appendix

# **A** Acronyms

ACPI Advanced Configuration and Power Interface [6]

ATTR<sub>CA</sub> Cacheability Attribute [Arm, x86]
ATTR<sub>SH</sub> Shareability Attribute [Arm, x86]
BDF Bus/Device/Function [19, 20]

**BSP** Bootstrap Processor

CAP Capability CAP<sub>0</sub> **Null Capability**  $CAP_{MEM}$ Memory Capability **MSR** Capability **CAP<sub>MSR</sub> CAPOBJ Object Capability CAP**<sub>OBJPD</sub> PD Object Capability  $CAP_{OBJ_{EC}}$ EC Object Capability  $CAP_{OBJ_{SC}} \\$ SC Object Capability  $CAP_{OBJ_{PT}}$ PT Object Capability **SM** Object Capability **CAP<sub>OBJsm</sub>** 

CAT Cache Allocation Technology [4]
CDP Code and Data Prioritization [4]
COS Class Of Service [Arm, x86] [4]
CPU Central Processing Unit [3, 4, 5]
CTX Translation Context [12, 13]

I/O Port Capability

**DAD** Device Assignment Descriptor [Arm, x86]

**DMA** Direct Memory Access

**EC** Execution Context

**CAPPIO** 

EC<sub>CURRENT</sub> Current Execution Context
EC<sub>ROOT</sub> Root Execution Context

**ELF** Executable and Linkable Format [21]

FDT Flattened Device Tree [22]
FPU Floating Point Unit [3, 4, 5]

Generic Interrupt Controller [10, 11]

GICC GIC CPU Interface
GICD GIC Distributor
GICH GIC HYP Interface
GICR GIC Redistributor

**HIP** Hypervisor Information Page [Arm, x86]

**IOAPIC** I/O Advanced Programmable Interrupt Controller

I/O Memory Management Unit[17, 18]

**IP** Instruction Pointer

**IPC** Inter-Process Communication

LAPIC Local Advanced Programmable Interrupt Controller

MBA Memory Bandwidth Allocation [4]
 MMU Memory Management Unit [3, 4, 5]
 MSI Message-Signaled Interrupt [19, 20]
 MSR Model-Specific Register [4, 5]

MTD Message Transfer Descriptor [Arm, x86]
 NOVA NOVA OS Virtualization Architecture [2]
 PCI Peripheral Component Interconnect [19, 20]

**PD** Protection Domain

PD<sub>CURRENT</sub> Current Protection Domain
PD<sub>NOVA</sub> NOVA Protection Domain
PD<sub>ROOT</sub> Root Protection Domain

**PID** Portal Identifier

PT Portal

QOS Quality Of Service SC Scheduling Context

SC<sub>CURRENT</sub> Current Scheduling Context
SC<sub>ROOT</sub> Root Scheduling Context

SCD Scheduling Context Descriptor

SEL Capability Selector

SEL<sub>EVT</sub> Event Selector Base [Arm, x86]
SEL<sub>MEM</sub> Memory Capability Selector
SEL<sub>MSR</sub> MSR Capability Selector
SEL<sub>OBJ</sub> Object Capability Selector
SEL<sub>PIO</sub> I/O Port Capability Selector
SID Stream Identifier [12, 13]

SM Semaphore

**SMG** Stream Mapping Group [12, 13]

SMMU System Memory Management Unit [12, 13]

SPStack PointerSPCMEMMemory SpaceSPCMSRMSR SpaceSPCOBJObject SpaceSPCPIOI/O Port Space

STC System Time Counter

TYPE<sub>SPC</sub> Space Type
TYPE<sub>ACC</sub> Access Type

UART Universal Asynchronous Receiver Transmitter
UEFI Unified Extensible Firmware Interface [7]
UTCB User Thread Control Block [Arm, x86]

# VMM Virtual-Machine Monitor

ipc_call	Hypercall [Arm, x86]: IPC Call
ipc_reply	Hypercall [Arm, x86]: IPC Reply
create_pd	Hypercall [Arm, x86]: Create Protection Domain
create_ec	Hypercall [Arm, x86]: Create Execution Context
create_sc	Hypercall [Arm, x86]: Create Scheduling Context
create_pt	Hypercall [Arm, x86]: Create Portal
create_sm	Hypercall [Arm, x86]: Create Semaphore
ctrl_pd	Hypercall [Arm, x86]: Control Protection Domain
ctrl_ec	Hypercall [Arm, x86]: Control Execution Context
ctrl_sc	Hypercall [Arm, x86]: Control Scheduling Context
ctrl_pt	Hypercall [Arm, x86]: Control Portal
ctrl_sm	Hypercall [Arm, x86]: Control Semaphore
ctrl_hw	Hypercall [Arm, x86]: Control Hardware
assign_int	Hypercall [Arm, x86]: Assign Interrupt
assign_dev	Hypercall [Arm, x86]: Assign Device

# **B** Bibliography


- [1] RFC 2119. Internet Engineering Task Force (IETF), 1997. URL https://tools.ietf.org/html/rfc2119. iv
- [2] Udo Steinberg and Bernhard Kauer. NOVA: A Microhypervisor-Based Secure Virtualization Architecture. In Proceedings of the 5th ACM SIGOPS/EuroSys European Conference on Computer Systems, pages 209–222. ACM, 2010. ISBN 978-1-60558-577-2. URL https://doi.acm.org/10.1145/1755913.1755935. 2, 73
- [3] Arm Architecture Reference Manual ARMv8, for ARMv8-A Architecture Profile. Arm Limited, 2022. URL https://developer.arm.com/documentation/ddi0487/. Document Number: DDI0487. 7, 46, 48, 54, 72, 73
- [4] Intel 64 and IA-32 Architectures Software Developer's Manual, Combined Volumes: 1, 2A, 2B, 2C, 2D, 3A, 3B, 3C, 3D and 4. Intel Corporation, 2021. URL https://software.intel.com/en-us/articles/intel-sdm. Document Number: 325462. 7, 59, 62, 67, 72, 73
- [5] AMD64 Architecture Programmer's Manual: Volumes 1-5. Advanced Micro Devices, Inc., 2021. URL <a href="https://developer.amd.com/resources/developer-guides-manuals">https://developer.amd.com/resources/developer-guides-manuals</a>. Document Number: 40332. 7, 59, 67, 72, 73
- [6] Advanced Configuration and Power Interface (ACPI) Specification. UEFI Forum, Inc., 2021. URL https://uefi.org/specifications. Version 6.4. 41, 72
- [7] Unified Extensible Firmware Interface (UEFI) Specification. UEFI Forum, Inc., 2021. URL https://uefi.org/specifications. Version 2.9. 41, 59, 73
- [8] Yoshinori K. Okuji, Bryan Ford, Erich Stefan Boleyn, Kunihiro Ishiguro, Vladimir Serbinenko, and Daniel Kiper. The Multiboot2 Specification, 2016. URL https://www.gnu.org/software/grub/manual/multiboot2/multiboot.pdf. Version 2.0. 44, 58, 59
- [9] Yoshinori K. Okuji, Bryan Ford, Erich Stefan Boleyn, and Kunihiro Ishiguro. *The Multiboot Specification*, 2010. URL https://www.gnu.org/software/grub/manual/multiboot/multiboot.pdf. Version 0.6.96. 44, 58, 59
- [10] Arm Generic Interrupt Controller Architecture Specification Version 2. Arm Limited, 2013. URL https://developer.arm.com/documentation/ihi0048/. Document Number: IHI0048. 46, 72
- [11] Arm Generic Interrupt Controller Architecture Specification Version 3 and Version 4. Arm Limited, 2022. URL https://developer.arm.com/documentation/ihi0069/. Document Number: IHI0069. 46, 72
- [12] Arm System Memory Management Unit Architecture Specification Version 2. Arm Limited, 2016. URL https://developer.arm.com/documentation/ihi0062/. Document Number: IHI0062. 46, 72, 73
- [13] Arm System Memory Management Unit Architecture Specification Version 3. Arm Limited, 2021. URL https://developer.arm.com/documentation/ihi0070/. Document Number: IHI0070. 46, 72, 73
- [14] Arm SMC Calling Convention. Arm Limited, 2022. URL https://developer.arm.com/documentation/den0028/. Document Number: DEN0028. 57
- [15] Arm True Random Number Generator Firmware Interface. Arm Limited, 2022. URL https://developer.arm.com/documentation/den0098/. Document Number: DEN0098. 57
- [16] Arm PCI Configuration Space Access Firmware Interface. Arm Limited, 2022. URL https://developer.arm.com/documentation/den0115/. Document Number: DEN0115. 57

- [17] Intel Virtualization Technology for Directed I/O Architecture Specification. Intel Corporation, 2021. URL https://www.intel.com/content/www/us/en/develop/download/intel-virtualization-technology-for-directed-io-architecture-specification.html. Document Number: D51397. 59, 72
- [18] AMD I/O Virtualization Technology (IOMMU) Specification. Advanced Micro Devices, Inc., 2021. URL https://www.amd.com/en/support/tech-docs/amd-io-virtualization-technology-iommu-specification. Document Number: 48882. 59, 72
- [19] *PCI Local Bus Specification*. PCI-SIG, 2004. URL https://pcisig.com/specifications. Revision 3.0. 72, 73
- [20] *PCI Express Base Specification*. PCI-SIG, 2019. URL https://pcisig.com/specifications. Revision 5.0. 72, 73
- [21] Executable and Linking Format (ELF) Specification. TIS Committee, 1995. URL https://refspecs.linuxbase.org/elf/elf.pdf. Version 1.2. 72
- [22] Devicetree Specification. Linaro Limited, 2020. URL https://www.devicetree.org/specifications. Version 0.3. 72

# C Console

# **C.1 Memory-Buffer Console**

The NOVA microhypervisor implements a memory-buffer console that provides run-time debug output. The memory-buffer console consists of a signaling semaphore (see 6.1.2) and an in-memory data structure with a header and a buffer as follows:



The start address and end address of the memory-buffer console are conveyed in the HIP.

The buffer size (N characters) can be computed as:

N = MBUF End Address - MBUF Start Address - MBUF Header Size

The fields of the header are used as follows:

- RdIdx ranges from 0 ... N-1.
   It points to the next character in the buffer that the console consumer will read and is typically advanced by the console consumer.
- WrIdx ranges from 0 ... N-1.
   It points to the next character in the buffer that the NOVA microhypervisor will write and is only advanced by the NOVA microhypervisor.
- The buffer is empty if RdIdx is equal to WrIdx.
- Otherwise WrIdx is ahead of RdIdx, wrapping around the buffer size N accordingly, i.e. character N+x will be stored in the same buffer slot as character x.
- If the buffer becomes full, the NOVA microhypervisor advances RdIdx, forcing the oldest character to be discarded from the buffer.
- At the end of each line, the NOVA microhypervisor invokes ctrl\_sm (Up) on the signaling semaphore. The console consumer should use ctrl\_sm (Down) on the signaling semaphore instead of polling WrIdx.

# C.2 UART Console

Additionally several different UART consoles can be used to provide boot-time-only debug output of the microhypervisor. UART consoles must be configured for 115200 baud and 8N1 mode.

# **D** Download

The source code of the NOVA microhypervisor and the latest version of this document can be downloaded from GitHub: https://github.com/udosteinberg/NOVA