For more information and updates: http://alexforencich.com/wiki/en/verilog/flowgen/start
GitHub repository: https://github.com/alexforencich/verilog-flowgen
Ethernet flow generator framework. Includes full MyHDL testbench with intelligent bus cosimulation endpoints.