

CFT

16-bit Mini-Computer

Collected schematics of the entire computer and its peripherals

This is a work in progress.

Sheets being worked on are indicated by the 'TODO' frame

Sheet status is indicated here IN RED.

D: Draft
U: Untested
T: Initial Testing

Notes

VCC is +5V unless otherwise indicated.
All decoupling capacitors are ceramic, 100nF.
All ICs are through-hole DIP packages.
All pull-ups and pull-downs are 4.7 kOhm.

Circuits in need of improvement
are marked like this.

Circuits known to be incorrect
are marked like this.

TODO:

- * Check Signals
- * Check Decoupling Capacitors
- * Clean Up Layout
- * Write & Verify Verilog Model
- * Check Packages & IC Families
- * Bill of Materials
- * DRC

D

Title: cft
Revision: Rev B
Last Change: 4 May 2012 20:43:42
Drawn by: Alexios 1/38
Simulation filename: register.v#reg_L
More Info: http://www.bedroomlan.org/cft

CFT Mini-Computer

Clock generation & control, Reset, Power & indicators

The '253 implements a function of CLKEN and FPUSTEP to allow either clocked operation of manual stepping.
 $f(\text{CLKEN}, \text{FPUSTEP}) = (\text{CLK}/2, \overline{\text{CLK}}/2)$
 $f(0,0) = (0, 1)$
 $f(0,1) = (1, 0)$
 $f(1,X) = (\text{CLKIN}/2, \overline{\text{CLKIN}}/2)$

NB: CLK/2, CLK/2 and CLK/4, CLK/4 are critical paths.

Clock Control (run/stop/step)

Divide by 2, generate 4 phases

Raw clock is divided by 4 using 2 FF stages

Raw clock Selector MUX

Divide by 2, generate 2 phases

GUARD phase difference selector

74HC00: 7ns delay per gate, 14ns delay per jumper setting

Install exactly ONE jumper.


GUARD avoids IBUS contention between processor units of different speed by inhibiting unit decoding immediately before/after CLK rising edges. The delay mechanism will have to be readjusted if the clock speed changes.

Currently, the middle jumper seems right for a 16 MHz raw clock.

Clock Source Selector



Fast: FPFast=1, FPSLOW=0 (#1)
Slow 1: FPFast=0, FPSLOW=0 (#0)
Slow 2: FPFast=0, FPSLOW=1 (#2)
With no front panel, pull-up/down always selects FASTCLK.

Full-Speed (Fast) Clock Oscillator



Oscillator is 4x system clock speed.
16 MHz is a hopeful maximum. Testing required.
Oscillator frequency could drop to 4 MHz if the system is unstable.

Decoupling



TODO:

- * Write & Verify Verilog Model
- * DRC


U

Title: cft	
Revision: Rev D	
Last Change: 4 May 2012 20:43:42	
Drawn by: Alexios	2/38
Simulation filename: clock.v#clock_generator_v3	
More Info: http://www.bedroomlan.org/cft	

CFT Mini-Computer

Slow Clock Generator

Slow and Test Clock Generators



TODO: [REDACTED]

* DRC

U


Title: cft	
Revision: Rev D	
Last Change: 4 May 2012 20:43:42	
Drawn by: Alexios	3/38
Simulation filename: clock.v#slow_clock_generator	
More Info: http://www.bedroomlan.org/cft	

CFT Mini-Computer

Reset Handling and Sequencing


On RESET, the reset timer drives RSTHOLD down for 255 CLK pulses.
Using a 16 MHz oscillator, this will assert RSTHOLD for 31.875 us.
Using the slow clock (~400 Hz raw), this will pulse for 1.275 seconds.
Finally, with the testing clock (~40 Hz raw), RSTHOLD will last 12.75 seconds.
NB: CLKIN/2 is RAWCLK divided by 2 (obviously).

Reset Sources




POWEROK comes from the ATX PSU via the front panel.
The PSU holds POWEROK low at power-up (or during brown-outs), until power stabilises. The computer is expected to reset when POWEROK is low.


Reset Button (optional)




Decoupling



Reset timer



System Reset Vector (FFF0)



Outputs binary 1111'1111'1111'0000 to the IBUS while RSTHOLD is asserted.
This value is picked up by other units of the processor, including the Program Counter,
and becomes the computer's boot address.

TODO:

- * Write & Verify Verilog Model
- * DRC

U

Title: cft	
Revision: Rev D	
Last Change: 4 May 2012 20:43:42	
Drawn by: Alexios	4/38
Simulation filename: reset.v	
More Info: http://www.bedroomlan.org/cft	

CFT Mini-Computer

Microcode Sequencer

Notes

32k x 8 (2x256) ICs required for Microcode v4.
512k x 8 ICs are cheaper and easier to come by, though,
so this schematic uses these. Smaller ICs can be substituted.

ROMs to be socketed for easy reprogramming.

Use 70ns or 50ns chips.

Vertical microcode (unit selectors RUNIT, WUNIT and OPIF) are pulled low
because a value of zero selects no unit.

WS: indicates a wait state. Inhibits the uPC counter.
HALT: halts the processor. The control unit's outputs are at High-Z.
Consequently, the processor is disconnected from all busses.
Control signals are active low and pulled up, so other units (like the front panel)
may operate them with the processor halted.

RESET: while RESET is active (low), the microcode ROMs are deselected
and their outputs tri-stated to avoid bus contention with units resetting uncleanly.

Microcode bank selection for future expansion or
debugging. Bridge or jumper to 0000.

Microcode ROMs

Note: W is WEN · CLK5.

Nota Bene: this sequencer can only run Microcode v.4!


UCE is used by the unit decoders to ensure no units are selected
when either HALT or RESET are inactive.

TODO:

- * Write & Verify Verilog Model
- * DRC



U

Title: cft
Revision: Rev F
Last Change: 4 May 2012 20:43:42
Drawn by: Alexios 5/38
Simulation filename: sequencer.v
More Info: <http://www.bedroomlan.org/cft>



CFT Mini-Computer

Microcode Sequencer Front Panel Connections



TODO:

* DRC


U

Title: cft
Revision: Rev F
Last Change: 4 May 2012 20:43:42
Drawn by: Alexios 6/38
Simulation filename: N/A
More Info: <http://www.bedroomlan.org/cft>


CFT Mini-Computer

Read & Write Unit Decoding


Read Unit Decoder (partial)



Write Unit Decoder



Decoupling



Write Unit Decoder:

000 = Idle
001 = Reserved
010 = Write AR (WAR)
011 = Write PC (WPC)
100 = Write IR (WIR)
101 = Write DR (WDR)
110 = Write AC & ALU Port A (WAC)
110 = Write ALU Port B (WALU)
111 = Reserved

RUNIT is decoded partially: only 0xxx values are decoded here.
ALU Operation decoding (RUNIT=1xxx) is done on the ALU board.

0000 = Idle
0001 = Reserved
0010 = Read from AGL (RAGL)
0011 = Read from PC (RPC)
0100 = Read from DR (RDR)
0101 = Read from AC (RAC)
0110 = Reserved
0111 = Reserved
1XXX = ALU operation or Constant

TODO:


* DRC

U

Title: cft
Revision: Rev F
Last Change: 4 May 2012 20:43:42
Drawn by: Alexios 7/38
Simulation filename: unit_decoder.v
More Info: <http://www.bedroomlan.org/cft>

CFT Mini-Computer

Address Generation Logic



Notes


The value of the PC is clocked into the D-Flip Flop on the rising edge of **END**. At that point, the PC holds the value of the instruction about to be fetched.

If this registering doesn't take place, by the time the AGL is read, the PC will have been incremented (at the end of the fetch cycle), and pointing to the next instruction.

Thus, the AGL would generate addresses for PC+1. This works as the user expects for the first 1023 page offsets, and fails on the 1024th, where the AGL produces an address for the next page.

This would make programming with page-relative modes much less intuitive.

Decoupling




TODO:

* DRC

U

Title: cft
Revision: Rev B
Last Change: 4 May 2012 20:43:42
Drawn by: Alexios 9/38
Simulation filename: agl.v
More Info: <http://www.bedroomlan.org/cft>

Instruction Register




U

Title: cft	
Revision: Rev B	
Last Change: 4 May 2012 20:43:42	
Drawn by: Alexios	10/38
Simulation filename: ir.v	
More Info: http://www.bedroomlan.org/cft	

CFT Mini-Computer

Address Register, Address Bus Drivers & Termination, Autoindex Logic, Device Decoder

AB[0..15]



TODO:

* DRC

Or Check SN74AC1071D (Farnell 1741471), 10-bit bus hold, 14SOIC.
Alternatively, SN74ACT1073DW (Farnell 1741471), 16-bit, 20SOIC.

Notes (Autoindex Logic)


This evaluates the function:

$AINDEX = AR == 0000'0000'1XXX'XXXX$

It is necessary to register $AINDEX$ because AR is changed during execution of an indirect mode instruction.

The flag is cleared at the end of the instruction, when END is asserted.

Decoupling




U

Title: cft
Revision: Rev A
Last Change: 4 May 2012 20:43:42
Drawn by: Alexios 11/38
Simulation filename: addressing.v
More Info: <http://www.bedroomlan.org/cft>


CFT Mini-Computer

Interrupt State Machine




CFT Mini-Computer


Data Bus Driver & Bus Termination




Memory or I/O Space Read Waveforms



Memory or I/O Space Write Waveforms



Decoupling



TODO:

* DRC

U


Title: cft
Revision: Rev B
Last Change: 4 May 2012 20:43:42
Drawn by: Alexios 13/38
Simulation filename: control_unit.v
More Info: <http://www.bedroomlan.org/cft>

CFT Mini-Computer


Major Registers: Program Counter (PC)

NB: this is RESET inverted, fed to all 3 major registers' CLEAR signals ('193).


Register & Increment





Tri-State Buffering



Front Panel Buffers & Connectors



Decoupling



TODO:

* DRC

U


Title: cft	
Revision: Rev B	
Last Change: 4 May 2012 20:43:42	
Drawn by: Alexios	14/38
Simulation filename: register.v#reg_pc	
More Info: http://www.bedroomlan.org/cft	

CFT Mini-Computer


Major Registers: Data Register (DR)

NB: this is $\overline{\text{RESET}}$ inverted.


Register & Increment




Tri-State Buffering



Front Panel Buffers & Connectors



Decoupling



TODO:

* DRC

U

Title: cft	
Revision: Rev C	
Last Change: 4 May 2012 20:43:42	
Drawn by: Alexios	15/38
Simulation filename: register.v#reg_dr	
More Info: http://www.bedroomlan.org/cft	

CFT Mini-Computer

The L Register



L Register (D flip flop with toggle and reset)

Clears when $\overline{\text{CLL}}$ or RESET asserted.

Notes

Clock is the falling edge of CLK5 (the 'write' clock), so all inputs have had time to settle.

Since FLTADD is registered on the rising edge of CLK5, this implies that ADD carry out will toggle L one clock period after the addition itself.

Clear sources (asynchronous):


$\overline{\text{CLL}}$ resets it (L=0)
RESET resets it. (L=0)

Data out from a roll instruction sets the L register explicitly when L_LATCH is high.

Toggle Sources (synchronous, to avoid glitches):

ALU carry out (FLD)
CPL toggles it (L=L)

Decoupling



TODO:


* DRC

U


Title: cft
Revision: Rev B
Last Change: 4 May 2012 20:43:42
Drawn by: Alexios 17/38
Simulation filename: register.v#reg_L
More Info: <http://www.bedroomlan.org/cft>

CFT Mini-Computer

Arithmetic/Logic Unit: Decoding Logic



Decoupling




U

Title: cft
Revision: Rev B
Last Change: 4 May 2012 20:43:42
Drawn by: Alexios 18/38
Simulation filename: alu.v
More Info: <http://www.bedroomlan.org/cft>

CFT Mini-Computer

ALU Binary Operators



ALU Unary Operators and Constant Store

A



ROMs to be socketed for easy re-programming.


* DRC

D

E

CFT Mini-Computer

8 kW Bank Switching Memory Controller



AB[13..15] select bank register to read.
AB[15] selects which bank register file to access.
AB[14..13] select one of four registers in that file.

The 3 bits AB[13..15] map to 8 bits of extended addresses. This gives $16 - 3 + 8 = 21$ bits of addressable memory.

The 64 kW address space is split into 8 banks of 8 kW each.


The banking scheme allows page 0 to be swapped for other pages, although since page 0 has special significance, this should probably not be done normally. This leaves 7 banks and 56 kW available for switching.

TODO:

* DRC

U

Title: cft	
Revision: Rev B	
Last Change: 4 May 2012 20:43:42	
Drawn by: Alexios	21/38
Simulation filename: memory.v#bank_switch	
More Info: http://www.bedroomlan.org/cft	



7

IBUS6

8

IBUS7

P1

PCB @ (5.05, .15)

1

WAR

2

WPC

3

WIR

4

WDR

5

WAC

6

WALU

P5

PCB @ (2, 3.75)

1

INCDR

2

RPC

3

RDR

4

RAC

5

INCP

6

UINSTR18

P2

PCB @ (2, .15)

1

INCAC

2

END

3

CLI

4

STI

5

CLL

6

CPL

P6

1

IBUS8

2

IBUS9

3

IBUS10

4

IBUS11

5

IBUS12

6

IBUS13

7

IBUS14

8

IBUS15

P3

PCB @ (4.05, .15)

1

PC10

2

PC11

3

PC12

4

PC13

5

PC14

6

PC15

P4

PCB @ (3.15, .15)

1

FNEG

2

FZERO

3

FV

4

IRQS

5

FL

6

AINDEX

P7

Notes

This is only useful for building the processor on separate cards.

U

Title: cft

Revision: Rev H

Last Change: 4 May 2012 20:43:42

Drawn by: Alexios

23/38

Simulation filename: N/A


More Info: <http://www.bedroomlan.org/cft>


12345678

E

CFT Mini-Computer

Memory (up to 512kW RAM, 512kW ROM)





CFT Mini-Computer

IDE Bus Interface

A

B

C

D

E


A

B


C

D

E



Address Decoder (8-port blocks)



Address Decoding:


0000'0000'1aaa'0XXX

0000'0000'1010'0XXX -> &00A0-A7 Port 1 CS1




0000'0000'1011'0XXX -> &00B0-B7 Port 1 CS3

0000'0000'1100'0XXX -> &00C0-C7 Port 2 CS1

0000'0000'1101'0XXX -> &00D0-D7 Port 2 CS3




Decoupling



CFT-to-IDE bus buffers. Could possibly be replaced with HC parts. Could possibly be left out altogether, though they protect the CFT bus from potential problems on the IDE side.

For external LEDs (e.g. MISCn on the front panel), remove jumper shunt and connect pin 1 to external LED.



TODO:

* Write & Verify Verilog Model

U

Title: cft	
Revision: Rev A	
Last Change: 4 May 2012 20:43:42	
Drawn by: Alexios	26/38
Simulation filename: To be coded	
More Info: http://www.bedroomlan.org/cft	



CFT Mini-Computer

Front Panel: Switch Register and Switches 1/2

Switch Register

Power Key Switch

Position 1: 2-1, 5-4 (off)
Position 2: 2-3, 5-4 (on, panel lock)
Position 3: 2-3, 5-6 (on, panel unlock)
ATX Power Supply Unit assumed.

Keeps power on when a break-before-make key switch moves between ON & PANEL positions.

Activates the Power Supply Unit, turning the computer on.

Disables the panel switches.

Disables many debugging lights to avoid visual overload.

FPRAM & FPRAM are not debounced because they are handled off-board by a clocked J-K flip-flop.

Fast: FPFAS=1, FPSLOW=0
Slow 1: FPFAS=0, FPSLOW=0
Slow 2: FPFAS=0, FPSLOW=1

Clock speed latch: clock speed may be changed only when the clock is stopped (CLKEN is high)

Auto-repeat for Step switch

CAUTION: autorepeat freq must be <= 1Hz or STEP mechanism may fail under autorepeat conditions. 180k in-series resistor ensures minimum period is ~1s.

TODO:

* DRC


U

Title: cft
Revision: Rev B
Last Change: 4 May 2012 20:43:42
Drawn by: Alexios 28/38
Simulation filename: To be coded
More Info: <http://www.bedroomlan.org/cft>

Note: some gates shared with next sheet.

CFT Mini-Computer

Front Panel: Switch Register and Switches 2/2




Switches:
5x (On)-Off-(On) DP
4x (On)-Off-(On) SP
1x On-Off-On (DP)

TODO:
* DRC

U	Title: cft
	Revision: Rev B
	Last Change: 4 May 2012 20:43:42
	Drawn by: Alexios 29/38
	Simulation filename: To be coded
More Info: http://www.bedroomlan.org/cft	

CFT Mini-Computer


Front Panel: LEDs 1




CFT Mini-Computer

Front Panel: LEDs 2


Microcode Vector Display



Flag Display



State & Miscellaneous lights



TODO:

* DRC

U

Title: cft
Revision: Rev B
Last Change: 4 May 2012 20:43:42
Drawn by: Alexios 31/38
Simulation filename: N/A
More Info: <http://www.bedroomlan.org/cft>

CFT Mini-Computer

Front Panel: Multi-Function Display

Output Register

Microcode Address

Data Register (DR)

Fetch/Execute Decoder

TODO:

* DRC


Diode logic is acceptable here because it is merely driving a front panel LED (via an 74HCxxx buffer).

U



Title: cft
Revision: Rev B
Last Change: 4 May 2012 20:43:42
Drawn by: Alexios 32/38
Simulation filename: N/A
More Info: <http://www.bedroomlan.org/cft>

CFT Mini-Computer

Front Panel: Interrupt LEDs



IFRn pulses are not normally visible to the naked eye.
*123 Dual Monostable Vibrators produce pulses for IRQ signals.



TODO:


* DRC

U	Title: cft
	Revision: Rev B
	Last Change: 4 May 2012 20:43:42
	Drawn by: Alexios 33/38
	Simulation filename: register.v#reg_L
More Info: http://www.bedroomlan.org/cft	

CFT Mini-Computer


Front Panel: Connectors

Front Panel Power Input




Assumes ATX power supply.

Front Panel Controller Connections




Connector to Front Panel Controller Card.

Sequencer



Connections to Other Cards



TODO:


* DRC

U

Title: cft
Revision: Rev B
Last Change: 4 May 2012 20:43:42
Drawn by: Alexios 34/38
Simulation filename: N/A
More Info: <http://www.bedroomlan.org/cft>

CFT Mini-Computer

Front Panel: Run/Stop State Machine



Falling edge detection

Both CLKEN and HALT are driven low when the processor is stopped. CLKEN stops the clock. HALT tristates the Control Unit so the front panel can drive the processor's control signals. Since other units could also assert HALT, CLKEN is the only way we have of knowing we've stopped the processor.

To Clock Generator

STOP line goes high whenever HALT is active (including wait states, since HALT is open collector).

HALT (pulled up by Control Unit)

The POWEROK pulse makes the computer power on halted.

Disable Front Panel Switches while running

ISRUN = ISRUN1 + IRSUN2
HALT = ISRUN = ISRUN1 + IRSUN2
HALT = RUN = IRSUN1 + IRSUN2
HALT = ISRUN1 NAND IRSUN2
ISSTOP = ISRUN = HALT

Decoupling

Open Collector

Open Collector

Open Collector

TODO:

* Write & Verify Verilog Model
* DRC

U

Title: cft	
Revision: Rev A	
Last Change: 4 May 2012 20:43:42	
Drawn by: Alexios	36/38
Simulation filename: register.v#reg_L	
More Info: http://www.bedroomlan.org/cft	

Bus Connectors

Figure 1 shows the pin connections for the PCB. The connections are organized into three columns: EXPA, EXPB, and EXPC. Each column lists the signal name and the corresponding pin number. The connections are as follows:





Signal	Pin
GND	A1
GND	A2
VCC	A3
+3.3V	A4
AB0	A5
AB1	A6
AB2	A7
AB3	A8
AB4	A9
AB5	A10
AB6	A11
AB7	A12
IRQ3	A13
IRQ4	A14
IRQ5	A15
IRQ6	A16
*TPA	A17
IRQ7	A18
HALT	A19
AB8	A20
AB9	A21
AB10	A22
AB11	A23
AB12	A24
AB13	A25
AB14	A26
AB15	A27
GUARD	A28
CLK1	A29
IRQS	A30
+12V	A31
VCC	A32

Signal	Pin
GND	B1
GND	B2
VCC	B3
+3.3V	B4
B5	B5
B6	B6
B7	B7
B8	B8
B9	B9
B10	B10
B11	B11
B12	B12
AEXT0	B13
AEXT1	B14
AEXT2	B15
AEXT3	B16
AEXT4	B17
AEXT5	B18
AEXT6	B19
AEXT7	B20
B21	B21
B22	B22
B23	B23
B24	B24
B25	B25
B26	B26
SYSDEV	B27
CLK4	B28
CLK2	B29
CLK3	B30
+12V	B31
VCC	B32

Signal	Pin
GND	C1
GND	C2
VCC	C3
+3.3V	C4
DB0	C5
DB1	C6
DB2	C7
DB3	C8
DB4	C9
DB5	C10
DB6	C11
DB7	C12
MEM	C13
IO	C14
R	C15
W	C16
*TPC	C17
IRQ0	C18
IRQ1	C19
IRQ2	C20
DB8	C21
DB9	C22
DB10	C23
DB11	C24
DB12	C25
DB13	C26
DB14	C27
DB15	C28
CLK5	C29
RESET	C30
+12V	C31
VCC	C32

- (1) This pin is connected to a bus bar for power distribution, but the CFT does not (yet) require it. It's likely to be connected to another voltage level like +3.3V for easier interfacing. Reserved for now.
- (2) Pins *TPA and *TPC are not bussed. They are locally connected to each card's corresponding test pins (A17 & C17) to serve as test points.
- (3) Reserved for future expansion
- (4) Cheaper, 64-pin A+C row DIN41662 Type C plugs may be used for most expansion cards.
- (5) Bit18 of the microinstruction field. Currently unused, reserved for future expansion.

Also:
 Prototyping board, large:
 Prototyping board, Eurocard 3U:
 Solder:
 Enamel wire:
 Power rail wire:

	@ (.175, 3.675)
	@ (5.8, 3.675)
	@ (5.8, .225)
	@ (.175, .225)

U

Title: cft	
Revision: Rev B	
Last Change: 4 May 2012 20:43:42	
Drawn by: Alexios	38/38
Simulation filename: N/A	
More Info: http://www.bedroomlan.org/cft	