





# CFT

## 16-bit Mini-Computer

Collected schematics of the entire computer and its peripherals

This is a work in progress.

Sheets being worked on are indicated by the 'TODO' frame

-  This input signal is open drain.
-  This input signal may be at TTL logic levels.
-  This input may be at High Impedance.
-  This input (local to this board) may be at High Impedance.

### Notes

VCC is +5V unless otherwise indicated.  
All decoupling capacitors are ceramic, 100nF.  
All ICs are through-hole DIP packages.  
All pull-ups and pull-downs are 4.7 kOhm.

Sheet status is indicated here IN RED.

D: Draft  
U: Untested  
T: Initial Testing  
C: Constructed and Tested

### TODO:

- \* Check Signals
- \* Check Decoupling Capacitors
- \* Clean Up Layout
- \* Write & Verify Verilog Model
- \* Check Packages & IC Families
- \* Bill of Materials
- \* DRC

Note: the shading patterns below are in colour, and not distinguishable on black & white hard copies.

Circuits in need of improvement  
are marked like this.

Circuits known to be incorrect  
are marked like this.

Obsolete sections or circuits  
are marked like this.

Changes from previous revision  
are marked like this.

D

Title: front-panel-revC	
Revision: Rev B	
Last Change: 15 Oct 2013 11:01:55	
Drawn by: Alexios	1/13
Simulation filename: register.v#reg_L	
More Info: <a href="http://www.bedroomlan.org/cft">http://www.bedroomlan.org/cft</a>	

CFT Mini-Computer

Switch Wiring


Left switch actuation truth table

	SWRESET	SWRUN	SWSTOP	SWSTEP	SWUSTEP
Reset	L				
Start	L				
Run		L			
Stop			L		
Step		L **		L	
uStep		L **			L

\* The machine is temporarily set to the RUN state during stepping.

Right switch actuation truth table

	SWMEMR	SWMEMW	SWIOR	SWIOW	SWINC
Memory Read	L				
Memory Read Next	L	L			L
Memory Write		L			
Memory Write Next			L		L
I/O Read			L		
I/O Read Next				L	L
I/O Write				L	
I/O Write Next					L




U

Title: front-panel-revC	
Revision: Rev D	
Last Change: 15 Oct 2013 11:01:55	
Drawn by: Alexios	2/13
Simulation filename: N/A	
More Info: <a href="http://www.bedroomlan.org/cft">http://www.bedroomlan.org/cft</a>	


All inputs from switch board are 'open drain'.  
(no drains involved, just switches; they're either at Z or L states)

## CFT Mini-Computer

### Switch Decoupling & Safety Interlocking Board





### Front Panel: Switch State Machine



U

Title: front-panel-revC	
Revision: Rev B	
Last Change: 15 Oct 2013 11:01:55	
Drawn by: Alexios	4/13
Simulation filename: To be coded	
More Info: <a href="http://www.bedroomlan.org/cft">http://www.bedroomlan.org/cft</a>	

### Front Panel: Start/Stop/Step State Machine



# CFT Mini-Computer

Front Panel: Bus Transaction Sequencer

A

A

B

B

C


C

D


D

E


E




All outputs open drain.




## Write Cycle




## Read Cycle



Using W without checking for wait states is not an issue because the transaction is clocked at 142  $\mu$ s, which is enough setup/hold for even the slowest devices.




All outputs open drain.




U	Title: front-panel-revC	
	Revision: Rev B	
	Last Change: 15 Oct 2013 11:01:55	
	Drawn by: Alexios	6/13
	Simulation filename: To be coded	
	More Info: <a href="http://www.bedroomlan.org/cft">http://www.bedroomlan.org/cft</a>	

CFT Mini-Computer

Bus Connectors




Clock Selector




Switch	Clock	SWFAST	SWSLOW	AB	FPCLKEN
Up	Full speed	H	L	10	1
Middle	~200 Hz	L	L	00	0
Down	~20 Hz	L	H	01	0

Fetch/Execute State Decoding



Interrupt Generation (IFR1/6 Switches)




U

Title: front-panel-revC	
Revision: Rev J	
Last Change: 15 Oct 2013 11:01:55	
Drawn by: Alexios	7/13
Simulation filename: N/A	
More Info: <a href="http://www.bedroomlan.org/cft">http://www.bedroomlan.org/cft</a>	

CFT Mini-Computer

Front Panel: Switch Register



The Switch Register is used to drive the data bus (DB) when the LSR instruction is issued.  
Otherwise, it drives the IBUS directly to set internal CPU registers.  
This is a waste of board estate, but there's no way around it.

TODO:

\* DRC



U

Title: front-panel-revC  
Revision: Rev A  
Last Change: 15 Oct 2013 11:01:55  
Drawn by: Alexios 8/13  
Simulation filename: To be coded  
More Info: <http://www.bedroomlan.org/cft>



# CFT Mini-Computer

Front Panel: System Device





**TODO:** XXXXXXXXXX  
\* DRC

U	Title: front-panel-revC	
	Revision: Rev A	
	Last Change: 15 Oct 2013 11:01:55	
	Drawn by: Alexios	9/13
	Simulation filename: To be coded	
	More Info: <a href="http://www.bedroomlan.org/cft">http://www.bedroomlan.org/cft</a>	

### Front Panel: Multi-Function Display

Switch	MFD Shows	SWMFD0	SWMFD1	Vector	Output
Up	OR	Z (H)	L	110	6
Middle	DR	Z (H)	Z (H)	111	7
Down	$\mu$ ADDR	L	Z (H)	101	5



TODO:

\* DRC



U

More Info: <http://www.bedroomlan.org/cft>


# CFT Mini-Computer

Connectors


## Switch Assembly




## Processor Board 0




## Processor Board 2




## Processor Board 3 (MBU)



## Processor Board 1



## Processor Board 2



## Signal Renaming

PB0-UCB0 = UCB0

PB0-UCB1 = UCB1

PB0-UCB2 = UCB2

PB0-UCB3 = UCB3

PB0-OPIF3 = OPIF3

PB0-OPIF2 = OPIF2

PB0-OPIF1 = OPIF1

PB0-WUNIT2 = WUNIT2

PB0-WUNIT1 = WUNIT1

PB0-WUNIT0 = WUNIT0

PB0-RUNIT3 = RUNIT3

PB0-RUNIT2 = RUNIT2

PB0-RUNIT1 = RUNIT1

PB0-RUNIT0 = RUNIT0

Microcode Address signals are NOT inverted.


PB0-IROSUC = BIRQS

PB0-SKIP = BSKIP

PB0-RSTHOLD = BRSTHOLD


PB0-AINDEX = BAINDEX

## Signal Inversion



## Power Supply

From power supply loom



T

Title: front-panel-revC
Revision: Rev C
Last Change: 15 Oct 2013 11:01:55
Drawn by: Alexios
Simulation filename: N/A
More Info: <a href="http://www.bedroomlan.org/cft">http://www.bedroomlan.org/cft</a>

# CFT Mini-Computer

Front Panel Light Connections

Module 1  
Columns 1-4

Module 2  
Columns 5-9

Module 3  
Columns 10-13


Module 4  
Columns 14-17

Module 5  
Columns 18-21

Module 6  
Columns 22-25

Module 7  
Columns 26-29

Module 8  
Columns 30-33





U

Title: front-panel-revC  
Revision: Rev A  
Last Change: 15 Oct 2013 11:01:55  
Drawn by: Alexios 12/13  
Simulation filename: N/A  
More Info: <http://www.bedroomlan.org/cft>


# CFT Mini-Computer

Bus Connectors

## Control Bus (processor bus)




## Expansion Bus (computer bus)



### Notes

- (1) This pin is connected to a bus bar for power distribution, but the CFT does not (yet) require it. It's likely to be connected to another voltage level like +3.3V for easier interfacing. Reserved for now.
- (2) Pins \*TPA and \*TPC are not bussed. They are locally connected to each card's corresponding test pins (A17 & C17) to serve as test points.
- (3) Reserved for future expansion
- (4) Cheaper, 64-pin A+C row DIN41662 Type C plugs may be used for most expansion cards.
- (5) IRQ is provided for systems which lack an interrupt controller (IRQ0-7)



[PCB Logo]

[QR Code <http://www.bedroomlan.org/cft> (shortened)]



J

Title: front-panel-revC	
Revision: Rev J	
Last Change: 15 Oct 2013 11:01:55	
Drawn by: Alexios	13/13
Simulation filename: N/A	
More Info: <a href="http://www.bedroomlan.org/cft">http://www.bedroomlan.org/cft</a>	