





CFT

16-bit Mini-Computer

Collected schematics of the entire computer and its peripherals

This is a work in progress.

Sheets being worked on are indicated by the 'TODO' frame

-  This input signal is open drain.
-  This input signal may be at TTL logic levels.
-  This input may be at High Impedance.
-  This input (local to this board) may be at High Impedance.

Notes

VCC is +5V unless otherwise indicated.
All decoupling capacitors are ceramic, 100nF.
All ICs are through-hole DIP packages.
All pull-ups and pull-downs are 4.7 kOhm.

Sheet status is indicated here IN RED.

D: Draft
U: Untested
T: Initial Testing
C: Constructed and Tested

TODO:

- * Check Signals
- * Check Decoupling Capacitors
- * Clean Up Layout
- * Write & Verify Verilog Model
- * Check Packages & IC Families
- * Bill of Materials
- * DRC

Note: the shading patterns below are in colour, and not distinguishable on black & white hard copies.

Circuits in need of improvement
are marked like this.

Circuits known to be incorrect
are marked like this.

Obsolete sections or circuits
are marked like this.


Changes from previous revision
are marked like this.

D

Title: front-panel-revD-DEB-board2
Revision: Rev C
Last Change: 12 Jun 2016 11:43:07
Drawn by: Alexios 1/5
Simulation filename: register.v#reg_L
More Info: <http://www.bedroomlan.org/cft>


CFT Mini-Computer

Input Shift Registers, switches and computer buses



Switchable Pull-Up Resistors


BUSPU goes HIGH on initial start up, pulling the bus high.
If bus hold is detected, the PFP tristates BUSPU.



Since CMOS receivers are used on the bus, and there's a resistor in series, the current will be low enough to be drained by a buffer output.

D


Title: front-panel-revD-DEB-board2
Revision: Rev D
Last Change: 12 Jun 2016 11:43:07
Drawn by: Alexios 2/5
Simulation filename: To be coded
More Info: <http://www.bedroomlan.org/cft>




CFT Mini-Computer

Connectors


Connector to DFP Board 1



Signal Inversion



Decoupling




D

Title: front-panel-revD-DEB-board2
Revision: Rev D
Last Change: 12 Jun 2016 11:43:07
Drawn by: Alexios 4/5
Simulation filename: N/A
More Info: <http://www.bedroomlan.org/cft>


CFT Mini-Computer

Bus Connectors

Control Bus (processor bus)





Expansion Bus (computer bus)



Notes

- (1) This pin is connected to a bus bar for power distribution, but the CFT does not (yet) require it. It's likely to be connected to another voltage level like +3.3V for easier interfacing. Reserved for now.
- (2) Pins *TPA and *TPC are not bussed. They are locally connected to each card's corresponding test pins (A17 & C17) to serve as test points.
- (3) Reserved for future expansion
- (4) Cheaper, 64-pin A+C row DIN41662 Type C plugs may be used for most expansion cards.
- (5) IRQ is provided for systems which lack an interrupt controller (IRQ0-7)



[PCB Logo]

[QR Code <http://www.bedroomlan.org/cft> (shortened)]



J

Title: front-panel-revD-DEB-board2
Revision: Rev J
Last Change: 12 Jun 2016 11:43:07
Drawn by: Alexios 5/5
Simulation filename: N/A
More Info: <http://www.bedroomlan.org/cft>