





# CFT

## 16-bit Mini-Computer

Collected schematics of the entire computer and its peripherals

This is a work in progress.

Sheets being worked on are indicated by the 'TODO' frame

-  This input signal is open drain.
-  This input signal may be at TTL logic levels.
-  This input may be at High Impedance.
-  This input (local to this board) may be at High Impedance.

### Notes

VCC is +5V unless otherwise indicated.  
All decoupling capacitors are ceramic, 100nF.  
All ICs are through-hole DIP packages.  
All pull-ups and pull-downs are 4.7 kOhm.

Sheet status is indicated here IN RED.

D: Draft  
U: Untested  
T: Initial Testing  
C: Constructed and Tested

### TODO:

- \* Check Signals
- \* Check Decoupling Capacitors
- \* Clean Up Layout
- \* Write & Verify Verilog Model
- \* Check Packages & IC Families
- \* Bill of Materials
- \* DRC

Note: the shading patterns below are in colour, and not distinguishable on black & white hard copies.

Circuits in need of improvement  
are marked like this.

Circuits known to be incorrect  
are marked like this.

Obsolete sections or circuits  
are marked like this

Changes from previous revision  
are marked like this.

D

Title: front-panel-revD-DEB  
Revision: Rev B  
Last Change: 18 Oct 2013 17:04:38  
Drawn by: Alexios 1/11  
Simulation filename: register.v#reg\_L  
More Info: <http://www.bedroomlan.org/cft>

## Switch Wiring

	SWRESET	SWRUN	SWSTOP	SWSTEP	SWUSTEP
Reset	L				
Start	L	L			
Run		L			
Stop			L		
Step		L **		L	
uStep		L **			L

### Right switch actuation truth table

	SWMEMR	SWMEMW	SWIOR	SWIOW	SWINC
Memory Read	L				
Memory Read Next	L	L			L
Memory Write		L			
Memory Write Next			L		L
I/O Read			L		
I/O Read Next				L	L
I/O Write				L	
I/O Write Next					L



## Memory

Input/Output

U

More Info: <http://www.bedroomlan.org/cft>

# CFT Mini-Computer

Front Panel: Multi-Function Display

Switch	MFD Shows	SWMFD0	SWMFD1	Vector	Output
Up	OR	Z (H)	L	110	6
Middle	DR	Z (H)	Z (H)	111	7
Down	μADDR	L	Z (H)	101	5

Note: active-low signals in the μADDR vector are not inverted.  
The aim is to show the micro-instruction address in ROM, and inverted bits would confuse the matter. The front panel shows this.


Note: the output register is both driven and tri-stated by the output shift registers.

Output Register

Data Register (DR)

μADDR Vector

Decoupling



TODO:


\* DRC

U

Title: front-panel-revD-DEB  
Revision: Rev C  
Last Change: 18 Oct 2013 17:04:38  
Drawn by: Alexios 3/11  
Simulation filename: N/A  
More Info: <http://www.bedroomlan.org/cft>


# CFT Mini-Computer

Input Shift Registers, switches and computer buses




# CFT Mini-Computer

Input shift registers, processor state




## Decoupling




U

Title: front-panel-revD-DEB  
Revision: Rev A  
Last Change: 18 Oct 2013 17:04:38  
Drawn by: Alexios 5/11  
Simulation filename: To be coded  
More Info: <http://www.bedroomlan.org/cft>




# CFT Mini-Computer

Front Panel: Fetch/Execute Decoding, Synchronous Stopping



### Front Panel: System Device



TODO:

\* DRC

U

Title: front-panel-revD-DEB

Revision: Rev A

Last Change: 18 Oct 2013 17:04:38

Drawn by: Alexios

8/11










Simulation filename:	To be coded
----------------------	-------------

More Info: <http://www.bedroomlan.org/cft>







## Connectors



PB0-IRQSUC	=	BIRQS
PB0-SKIP	=	BSKIP
PB0-RSTHOLD	=	BRSTHOLD
PB0-AINDEX	=	BAINDEX




T

Title: front-panel-revD-DEB	
Revision: Rev C	
Last Change: 18 Oct 2013 17:04:38	
Drawn by: Alexios	10/11
Simulation filename: N/A	
More Info: <a href="http://www.bedroomlan.org/cft">http://www.bedroomlan.org/cft</a>	


# CFT Mini-Computer

Bus Connectors

## Control Bus (processor bus)





## Expansion Bus (computer bus)



### Notes

- (1) This pin is connected to a bus bar for power distribution, but the CFT does not (yet) require it. It's likely to be connected to another voltage level like +3.3V for easier interfacing. Reserved for now.
- (2) Pins \*TPA and \*TPC are not bussed. They are locally connected to each card's corresponding test pins (A17 & C17) to serve as test points.
- (3) Reserved for future expansion
- (4) Cheaper, 64-pin A+C row DIN41662 Type C plugs may be used for most expansion cards.
- (5) IRQ is provided for systems which lack an interrupt controller (IRQ0-7)



[PCB Logo]

[QR Code <http://www.bedroomlan.org/cft> (shortened)]



# J

Title: front-panel-revD-DEB	
Revision: Rev J	
Last Change: 18 Oct 2013 17:04:38	
Drawn by: Alexios	11/11
Simulation filename: N/A	
More Info: <a href="http://www.bedroomlan.org/cft">http://www.bedroomlan.org/cft</a>	