





CFT

16-bit Mini-Computer

Collected schematics of the entire computer and its peripherals

This is a work in progress.

Sheets being worked on are indicated by the 'TODO' frame

-  This input signal is open drain.
-  This input signal may be at TTL logic levels.
-  This input may be at High Impedance.
-  This input (local to this board) may be at High Impedance.

Notes

VCC is +5V unless otherwise indicated.
All decoupling capacitors are ceramic, 100nF.
All ICs are through-hole DIP packages.
All pull-ups and pull-downs are 4.7 kOhm.

Sheet status is indicated here IN RED.

D: Draft
U: Untested
T: Initial Testing
C: Constructed and Tested

TODO:

- * Check Signals
- * Check Decoupling Capacitors
- * Clean Up Layout
- * Write & Verify Verilog Model
- * Check Packages & IC Families
- * Bill of Materials
- * DRC

Note: the shading patterns below are in colour, and not distinguishable on black & white hard copies.

Circuits in need of improvement
are marked like this.

Circuits known to be incorrect
are marked like this.

Obsolete sections or circuits
are marked like this.

Changes from previous revision
are marked like this.

D

Title: front-panel-revF-DEB-board1
Revision: Rev B
Last Change: 25 Jun 2016 18:54:00
Drawn by: Alexios 1/11
Simulation filename: register.v#reg_L
More Info: <http://www.bedroomlan.org/cft>

CFT Mini-Computer


Switch Wiring

Left switch actuation truth table

	SWRESET	SWRUN	SWSTOP	SWSTEP	SWUSTEP
Reset	L				
Start	L	L			
Run		L			
Stop			L		
Step				L	
uStep					L

Right switch actuation truth table

	SWMEMR	SWMEMW	SWIOR	SWIOW	SWINC
Memory Read	L				
Memory Read Next	L	L			L
Memory Write		L			
Memory Write Next			L		L
I/O Read			L		
I/O Read Next				L	L
I/O Write				L	
I/O Write Next					L



D


Title: front-panel-revF-DEB-board1	
Revision: Rev D	
Last Change: 25 Jun 2016 18:54:00	
Drawn by: Alexios	2/11
Simulation filename: N/A	
More Info: http://www.bedroomlan.org/cft	

CFT Mini-Computer


Front Panel: Multi-Function Display

Switch	MFD Shows	SWMFD0	SWMFD1	Vector	Output
Up	OR	Z (H)	L	110	6
Middle	DR	Z (H)	Z (H)	111	7
Down	μADDR	L	Z (H)	101	5

Note: the output register is both driven and tri-stated by the output shift registers directly, without the need for buffers.



Note: active-low signals in the μADDR vector are not inverted. The aim is to show the micro-instruction address in ROM, and inverted bits would confuse the matter. The front panel legend shows this.





D

Title: front-panel-revF-DEB-board1
Revision: Rev D
Last Change: 25 Jun 2016 18:54:00
Drawn by: Alexios 3/11
Simulation filename: N/A
More Info: <http://www.bedroomlan.org/cft>

CFT Mini-Computer

Input Shift Registers, switches and computer buses




D

Title: front-panel-revF-DEB-board1	
Revision: Rev D	
Last Change: 25 Jun 2016 18:54:00	
Drawn by: Alexios	4/11
Simulation filename: To be coded	
More Info: http://www.bedroomlan.org/cft	

CFT Mini-Computer


Input shift registers, processor state



Note: unless otherwise specified, all input signals are pulled up or down to avoid CMOS floating inputs.

IC21: FPIR11-15 already pulled down by MFD.
IC25: PB0-FV, FPFL pulled down by MFD.

Decoupling





D

Title: front-panel-revF-DEB-board1
Revision: Rev D
Last Change: 25 Jun 2016 18:54:00
Drawn by: Alexios 5/11
Simulation filename: To be coded
More Info: <http://www.bedroomlan.org/cft>

CFT Mini-Computer

Output shift registers





D

Title: front-panel-revF-DEB-board1
Revision: Rev D
Last Change: 25 Jun 2016 18:54:00
Drawn by: Alexios 6/11
Simulation filename: To be coded
More Info: <http://www.bedroomlan.org/cft>

CFT Mini-Computer

Front Panel: Fetch/Execute Decoding, Synchronous Stopping




This is faster and more accurate than using the MCU to control stepping.

The STEP flip flop stops the computer at the beginning of the next fetch cycle.
The μ STEP flip flop stops the computer on the rising edge of the next CLK4 (start of clock cycle).

The RESET-RUN flip flop tri-states the FPCLKEN signal from the start of RESET to the end of RSTHOLD.
The tri-stated FPCLKEN is pulled up (on the PB1), enabling the full-speed clock which is needed for the RSTHOLD counter.

Clock-synchronous Stopping

Clock Enable Multiplexer




State/Function Table

RESET	STEP/RUN	USTEP	FPCLKEN-IN	FPUSTEP-IN	State	Function	Clock
0	X	X	X	X	Resetting	Reset started	Full speed
	X	X	X	X	Resetting	Reset hold	Full speed
1	0	X	1	X	Running	Normal operation	Full speed
1	0	X	0	Strobing	Running	Normal operation	Slow (FPUSTEP-IN)
1	/	X	1	X	Stepping	Step Initiated	Full speed
1	/	X	0	Strobing	Stepping	Step Initiated	Slow (FPUSTEP-IN)
1	1	/	1	X	μ Stepping	μ Step Initiated	Full speed
1	1	/	0	Strobing	μ Stepping	μ Step Initiated	Slow (FPUSTEP-IN)
1	1	1	1	X	Stopping	Stopping/Stopped	N/A
1	1	1	0	Strobing	Stopping	Stopping/Stopped	N/A
1	1	1	0	0	Stopped	Stopped	N/A

RESETTNG	USTEPPING	STEPPING	FPCLKEN	FPUSTEP
1	X	X	Z **	Z **
0	0	0	0	0
0	0	1	FPCLKEN-IN	FPUSTEP-IN
0	1	0	FPCLKEN-IN	FPUSTEP-IN
0	1	1	FPCLKEN-IN	FPUSTEP-IN

** PB0 pulls up FPCLKEN, enabling the clock when the output is in the high impedance state. Resets always happen at full speed, so the reset timing is (a) always identical, (b) fast (a reset at slow speeds could take over an hour to complete).

Decoupling





D


Title: front-panel-revF-DEB-board1
Revision: Rev D
Last Change: 25 Jun 2016 18:54:00
Drawn by: Alexios 7/11
Simulation filename: To be coded
More Info: <http://www.bedroomlan.org/cft>

CFT Mini-Computer

Front Panel: System Device









CFT Mini-Computer

Bus Connectors

Expansion Bus (computer bus)





Board 2 connects all even unused pins to ground.
These pins are unconnected here to avoid ground loops.



PCB @ (0, 1.95)

Notes

- (1) This pin is connected to a bus bar for power distribution, but the CFT does not (yet) require it. It's likely to be connected to another voltage level like +3.3V for easier interfacing. Reserved for now.
- (2) Pins *TPA and *TPC are not bussed. They are locally connected to each card's corresponding test pins (A17 & C17) to serve as test points.
- (3) Reserved for future expansion
- (4) Cheaper, 64-pin A+C row DIN41662 Type C plugs may be used for most expansion cards.
- (5) IRQ is provided for systems which lack an interrupt controller (IRQ0-7)



[PCB Logo]

[QR Code <http://www.bedroomlan.org/cft> (shortened)]



J

Title: front-panel-revF-DEB-board1
Revision: Rev J
Last Change: 25 Jun 2016 18:54:00
Drawn by: Alexios 11/11
Simulation filename: N/A
More Info: <http://www.bedroomlan.org/cft>