

CFT

16-bit Mini-Computer

Collected schematics of the entire computer and its peripherals

This is a work in progress.

Sheets being worked on are indicated by the 'TODO' frame

Sheet status is indicated here IN RED.

D: Draft
U: Untested
T: Initial Testing
C: Constructed and Tested

NC = New Clock geometry applied

TODO:

- * Check Signals
- * Check Decoupling Capacitors
- * Clean Up Layout
- * Write & Verify Verilog Model
- * Check Packages & IC Families
- * Bill of Materials
- * DRC

Notes

VCC is +5V unless otherwise indicated.
All decoupling capacitors are ceramic, 100nF.
All ICs are through-hole DIP packages.
All pull-ups and pull-downs are 4.7 kOhm.

Circuits in need of improvement
are marked like this.

Circuits known to be incorrect
are marked like this.

Obsolete sections or circuits
are marked like this

D


NC

Title: cft
Revision: Rev B
Last Change: 16 Dec 2012 12:04:37
Drawn by: Alexios 1/49
Simulation filename: register.v#reg_L
More Info: http://www.bedroomlan.org/cft

CFT Mini-Computer


Clock generation & control

The '253 implements a function of CLKEN and FPUSTEP to allow either clocked operation of manual stepping.
 $f(\text{CLKEN}, \text{FPUSTEP}): (\text{CLK}/2, \overline{\text{CLK}}/2)$
 $f(0,0) = (0, 1)$
 $f(0,1) = (1, 0)$
 $f(1,X) = (\text{CLKIN}/2, \overline{\text{CLKIN}}/2)$



Reset Handling and Sequencing

On RESET, the reset timer drives $\overline{\text{RSTHOLD}}$ down for 255 CLK pulses. Using a 16 MHz oscillator, this will assert RSTHOLD for 31.875 μs . Using the slow clock (~400 Hz raw), this will pulse for 1.275 seconds. Finally, with the testing clock (~40 Hz raw), RSTHOLD will last 12.75 seconds. NB: CLKIN/2 is RAWCLK divided by 2 (obviously).



Outputs binary 1111'1111'1111'0000 to the IBUS while $\overline{\text{RSTHOLD}}$ is asserted. This value is picked up by other units of the processor, including the Program Counter, and becomes the computer's boot address.

- * Write & Verify Verilog Model
- * DRC

U

Title: cft	
Revision: Rev D	
Last Change: 16 Dec 2012 12:04:37	
Drawn by: Alexios	3/49
Simulation filename: reset.v	
More Info: http://www.bedroomlan.org/cft	

CFT Mini-Computer

Microcode Sequencer

Notes

32k x 8 (2x256) ICs required for Microcode v4.
512k x 8 ICs are cheaper and easier to come by, though,
so this schematic uses these. Smaller ICs can be substituted.

ROMs to be socketed for easy reprogramming.

Use 70ns or 50ns chips.

Vertical microcode (unit selectors RUNIT, WUNIT and OPIF) are pulled low
because a value of zero selects no unit.

WS: indicates a wait state. Inhibits the uPC counter.
HALT: halts the processor. The control unit's outputs are at High-Z.
Consequently, the processor is disconnected from all busses.
Control signals are active low and pulled up, so other units (like the front panel)
may operate them with the processor halted.

RESET: while RESET is active (low), the microcode ROMs are deselected
and their outputs tri-stated to avoid bus contention with units resetting uncleanly.

Microcode bank selection for future expansion or
debugging. Bridge or jumper to 0000.

Note: W is WEN · CLK5.

The ROMs may be placed on a daughterboard to facilitate
easy expansion of the microcode store. In this case,
a 46-pin header (2 power, 18 address, 2 control, 24 data)
must be installed. Pull-ups/-downs to stay on the motherboard.

UCE is used by the unit decoders to ensure no units are selected
when either HALT or RESET are inactive.

TODO:

- * Write & Verify Verilog Model
- * DRC

U


Title: cft
Revision: Rev F
Last Change: 16 Dec 2012 12:04:37
Drawn by: Alexios 4/49
Simulation filename: sequencer.v
More Info: <http://www.bedroomlan.org/cft>

Nota Bene: this sequencer can only run Microcode v.4!

CFT Mini-Computer

Microcode Sequencer Signal Hold

Probably Unnecessary -- to be verified in Verilog



TODO:


* DRC

U NC


Title: cft
Revision: Rev A
Last Change: 16 Dec 2012 12:04:37
Drawn by: Alexios 5/49
Simulation filename: N/A
More Info: <http://www.bedroomlan.org/cft>

CFT Mini-Computer

Read & Write Unit Decoding



Skip/Branch Logic




Microcode v.4 OPIF field

```
OPIF = 0000: IDLE (SKIP = 1)
OPIF = 0001: IF3 (SKIP = IR3)
OPIF = 0010: IF4 (SKIP = IR4)
OPIF = 0011: IF5 (SKIP = IR5)
OPIF = 0100: IF6 (SKIP = IR6)
OPIF = 0101: IF7 (SKIP = IR7)
OPIF = 0110: IF8 (SKIP = IR8)
OPIF = 0111: IF9 (SKIP = IR9)

OPIF = 1000: IDLE (SKIP = 1)
OPIF = 1001: IDLE (SKIP = 1)
OPIF = 1010: IFV (SKIP = IFV, skip if V=0)
OPIF = 1011: IFL (SKIP = IFL, skip if L=0)
OPIF = 1100: IFZERO (SKIP = IFZERO, skip if Z=0)
OPIF = 1101: IFNEG (SKIP = FNEG, skip if N=0)
OPIF = 1110: IFROLL (SKIP = IR0 + IR1 + IR2)
OPIF = 1111: IFBRANCH Logic
```


This generates glitches, but the Skip Flag Register filters them out.

Skip flag register

	Title: cft	
	Revision: Rev F	
	Last Change: 16 Dec 2012 12:04:37	
	Drawn by: Alexios	8/49
	Simulation filename: skip_unit.v	
More Info: http://www.bedroomlan.org/cft		

CFT Mini-Computer

Address Generation Logic



Notes

The value of the PC is clocked into the D-Flip Flop on the rising edge of END. At that point, the PC holds the value of the instruction about to be fetched.

If this registering doesn't take place, by the time the AGL is read, the PC will have been incremented (at the end of the fetch cycle), and pointing to the next instruction.


Thus, the AGL would generate addresses for PC+1. This works as the user expects for the first 1023 page offsets, and fails on the 1024th, where the AGL produces an address for the next page.

This would make programming with page-relative modes much less intuitive.

TODO:

* DRC



Decoupling



U NC

Title: cft
Revision: Rev B
Last Change: 16 Dec 2012 12:04:37
Drawn by: Alexios 9/49
Simulation filename: agl.v
More Info: <http://www.bedroomlan.org/cft>


Instruction Register


$$U^{NC}$$

Title: cft	
Revision: Rev B	
Last Change: 16 Dec 2012 12:04:37	
Drawn by: Alexios	10/49
Simulation filename: ir.v	
More Info: http://www.bedroomlan.org/cft	


CFT Mini-Computer

Interrupt State Machine



CFT Mini-Computer


Data Bus Driver & Bus Termination



Title: cft	
Revision: Rev C	
Last Change: 16 Dec 2012 12:04:37	
Drawn by: Alexios	12/49
Simulation filename: databus.v	
More Info: http://www.bedroomlan.org/cft	

CFT Mini-Computer

Address Register, Address Bus Drivers & Termination, Autoindex Logic, Device Decoder



TODO:

* DRC

Or Check SN74AC1071D (Farnell 1741471), 10-bit bus hold, 14SOIC.
Alternatively, SN74ACT1073DW (Farnell 1741471), 16-bit, 20SOIC.

Notes (Autoindex Logic)


This evaluates the function:

$$\text{AINDEX} = \text{AR} == 0000'0000'1XXX'XXXX$$

It is necessary to register AINDEX because AR is changed during execution of an indirect mode instruction.

The flag is cleared at the end of the instruction, when END is asserted.

Decoupling




U NC

Title: cft
Revision: Rev A
Last Change: 16 Dec 2012 12:04:37
Drawn by: Alexios 13/49
Simulation filename: addressing.v
More Info: <http://www.bedroomlan.org/cft>

CFT Mini-Computer

Major Registers: Program Counter (PC)

NB: this is RESET inverted, fed to all 3 major registers' CLEAR signals ('193).



TODO:

* DRC

NC
U

Title: cft	
Revision: Rev B	
Last Change: 16 Dec 2012 12:04:37	
Drawn by: Alexios	14/49
Simulation filename: register.v#reg_pc	
More Info: http://www.bedroomlan.org/cft	

CFT Mini-Computer

The L Register

Notes

Clock is the falling edge of CLK5 (the 'write' clock), so all inputs have had time to settle.

Since \overline{FLTADD} is registered on the rising edge of CLK5, this implies that ADD carry out will toggle L one clock period after the addition itself.

Clear sources (asynchronous):

- \overline{CLL} resets it (L=0)
- RESET resets it. (L=0)

Data out from a roll instruction sets the L register explicitly when L_LATCH is high.

Toggle Sources (synchronous, to avoid glitches):



- ALU carry out (FLD)
- CPL toggles it (L=L)

L Register (D flip flop with toggle and reset)

TODO:

* DRC


Decoupling



NC
U

Title: cft
Revision: Rev B
Last Change: 16 Dec 2012 12:04:37
Drawn by: Alexios 17/49
Simulation filename: register.v#reg_L
More Info: <http://www.bedroomlan.org/cft>


Arithmetic/Logic Unit: Decoding Logic



ALU Operation ROM selector (unary/binary)

CFT Mini-Computer

ALU Binary Operators




CFT Mini-Computer


ALU Unary Operators and Constant Store

Unary Operations and Constant Store

Warning: each ROM receives a different subset of AC[0..15].



Decoupling



Notes


ROMs to be socketed for easy re-programming.

TODO:

* DRC

U NC


Title: cft	
Revision: Rev B	
Last Change: 16 Dec 2012 12:04:37	
Drawn by: Alexios	20/49
Simulation filename: alu.v	
More Info: http://www.bedroomlan.org/cft	



1	2	3	4	5	6	7	8														
A	CFT Mini-Computer Control Bus Connectors							A													
B								B													
C	This sheet intentionally left blank.							C													
D								D													
E						<table><tr><td rowspan="5">U</td><td colspan="2">Title: cft</td></tr><tr><td colspan="2">Revision: Rev H</td></tr><tr><td colspan="2">Last Change: 16 Dec 2012 12:04:37</td></tr><tr><td>Drawn by: Alexios</td><td>23/49</td></tr><tr><td colspan="2">Simulation filename: N/A</td></tr><tr><td colspan="2">More Info: http://www.bedroomlan.org/cft</td></tr></table>		U	Title: cft		Revision: Rev H		Last Change: 16 Dec 2012 12:04:37		Drawn by: Alexios	23/49	Simulation filename: N/A		More Info: http://www.bedroomlan.org/cft		E
U	Title: cft																				
	Revision: Rev H																				
	Last Change: 16 Dec 2012 12:04:37																				
	Drawn by: Alexios	23/49																			
	Simulation filename: N/A																				
More Info: http://www.bedroomlan.org/cft																					
1	2	3	4	5	6	7	8														

CFT Mini-Computer


Memory (up to 512kW RAM, 512kW ROM)



TODO: XXXXXXXXXX
* DRC


U	Title: cft
	Revision: Rev A
	Last Change: 16 Dec 2012 12:04:37
	Drawn by: Alexios 24/49
	Simulation filename: memory.v#memory
	More Info: http://www.bedroomlan.org/cft


To use RAM instead of ROM (making this a 1MW RAM card), install RAM chips in place of the ROM chips and install a shunt on pins 2-3 of the ROMUPG jumper (or bridge the pins) to allow writing.



CFT Mini-Computer


IDE Bus Interface







CFT Mini-Computer

Ethernet Interface (WIZ5100 module)



Optional power supply (if 3V3 supply unavailable)




TODO:

- * Write & Verify Verilog Model
- * DRC

D	Title: cft
	Revision: Rev A
	Last Change: 16 Dec 2012 12:04:37
	Drawn by: Alexios 28/49
	Simulation filename: To be coded
More Info: http://www.bedroomlan.org/cft	

CFT Mini-Computer

PS/2 Keyboard Controller



This circuit was inspired by the MyCPU keyboard controller.
MyCPU and its keyboard controller are Copyright © David Kuschel <dennis_k@freenet.de>.

After 11 bits are shifted in, the inverted start bit asserts KBDSTART and triggers an interrupt, while KBDINHIBIT is asserted, disabling the receivers. Further keypresses are ignored until the interrupt is serviced.

TODO:

* Write & Verify Verilog Model

D

Title: cft
Revision: Rev A
Last Change: 16 Dec 2012 12:04:37
Drawn by: Alexios 29/49
Simulation filename: To be coded
More Info: <http://www.bedroomlan.org/cft>

Audio Device 1 of 2 (Bus Interface & SpeakJet)



CFT Mini-Computer

Audio Device 2 of 2 (GI AY-3-8910 PSG)

BDIR	BC2	BC1	Action
0	1	0	Inactive (Z)
0	1	1	Read (not used)
1	1	0	Write to register
1	1	1	Select register *

* For reg select, DB4-DB7 MUST be 0000 (chip select)
BC1 = DB8 (software control via OUT)
A8, A9 are chip select signals (A8A9=01 to select).

Notes


The PSG has a minimum transaction period of 500ns (2 CFT cycles @ 16 MHz). We don't use wait states, but we buffer & delay data for three clock ticks. Depending on CFT latency, this makes for a period of 570-750ns.

For simplicity, the PSG is attached write-only. This simplifies interfacing to its unusual control signals.


The two 8910 I/O ports must be configured as outputs (because they can't be read by the CPU), and are brought out for use as 16 user output ports.

To write to a PSG register, first write to port &00F0-&00FF with the reg number (0..15) OR &0100. Then write 8-bit data with the ninth bit clear.


16-bit User Output



ABC Stereo mixer



Note: SJAUDIO is 5V PTP (probably totem-pole PWM). this circuit may need adjustment.





Left Amplifier


Right Amplifier

TODO:

- * Write & Verify Verilog Model
- * DRC



1/2 MHz Clock




D

Title: cft
Revision: Rev B
Last Change: 16 Dec 2012 12:04:37
Drawn by: Alexios 31/49
Simulation filename: N/A
More Info: <http://www.bedroomlan.org/cft>


CFT Mini-Computer

Front Panel: Switch board

Switch Register Low



Switch Register High




Power Key Switch


Position 1: 2-1, 5-4 (off)
Position 2: 2-3, 5-4 (on, panel lock)
Position 3: 2-3, 5-6 (on, panel unlock)

ATX Power Supply Unit assumed.


Two independent SPST key switches may be used.



Informational & Override Switches (FPLOCK lock-out)



Debugging Switches ($\overline{\text{SAFE}}$ lock-out)



TODO:

* DRC

U

Title:	cft
--------	-----

Revision: Rev D


Last Change: 16 Dec 2012 12:04:37

Drawn by: Alexios

Simulation filename:	N/A
----------------------	-----

More Info: <http://www.bedroomlan.org/cft>


33/49



CFT Mini-Computer

Front Panel: Step switch auto-repeat (optional)

Optional Step switch Auto-Repeat



TODO:


* DRC

U

Title: cft
Revision: Rev C
Last Change: 16 Dec 2012 12:04:37
Drawn by: Alexios 35/49
Simulation filename: To be coded
More Info: <http://www.bedroomlan.org/cft>


CFT Mini-Computer

Front Panel: Switch Register and Switches 2/2



CFT Mini-Computer

Front Panel: LEDs 2



TODO:

* DRC

U

Title:	cft
--------	-----

Revision: Rev B

Last Change: 16 Dec 2012 12:04:37


Drawn by: Alexios

Simulation filename:	N/A
----------------------	-----

More Info: <http://www.bedroomlan.org/cft>

CFT Mini-Computer

Front Panel: Multi-Function Display



CFT Mini-Computer


Front Panel: Interrupt LEDs

FPLEDSON/37



22-23-2081
CON18-1 IFR0
CON18-2 IFR1
CON18-3 IFR2
CON18-4 IFR3
CON18-5 IFR4
CON18-6 IFR5
CON18-7 IFR6
CON18-8 IFR7

Interrupt Status Display

8x identical 555 mono-stable configurations.




IFRn pulses are not normally visible to the naked eye.
Eight identical '555 (or four '556) monostable vibrators produce visible light pulses.



Terse mode configuration jumper.
Shunt on 1-2: always enabled.
Shunt on 2-3: enabled in Verbose mode.
No shunt: always off.

Common cathode tri-colour LEDs may be used here.



Optional LEDs (or tri-colour LEDs shared with IFR group)

TODO: XXXXXXXXXX
* DRC


U

Title: cft	
Revision: Rev C	
Last Change: 16 Dec 2012 12:04:37	
Drawn by: Alexios	39/49
Simulation filename: register.v#reg_L	
More Info: http://www.bedroomlan.org/cft	

CFT Mini-Computer


Front Panel: Connectors

Front Panel Power Input




Assumes ATX power supply.

Front Panel Controller Connections




Connector to Front Panel Controller Card.

Sequencer



Connections to Other Cards





TODO:

* DRC

U


Title: cft	
Revision: Rev B	
Last Change: 16 Dec 2012 12:04:37	
Drawn by: Alexios	40/49
Simulation filename: N/A	
More Info: http://www.bedroomlan.org/cft	






CFT Mini-Computer


Front Panel: Run/Stop State Machine



Falling edge detection




Both CLKEN and HALT are driven low when the processor is stopped. CLKEN stops the clock. HALT tristates the Control Unit so the front panel can drive the processor's control signals. Since other units could also assert HALT, CLKEN is the only way we have of knowing we've stopped the processor.



The POWEROK pulse makes the computer power on halted.

ISRUN = ISRUN1 + IRSUN2
 HALT = ISRUN = ISRUN1 + IRSUN2
 HALT = RUN = IRSUN1 + IRSUN2
 HALT = ISRUN1 NAND IRSUN2
 ISSTOP = ISRUN = HALT

Decoupling



TODO:

- * Write & Verify Verilog Model
- * DRC


U

Title: cft	
Revision: Rev A	
Last Change: 16 Dec 2012 12:04:37	
Drawn by: Alexios	43/49
Simulation filename: register.v#reg_L	
More Info: http://www.bedroomlan.org/cft	

CFT Mini-Computer

Bus Connectors

Expansion Bus (computer bus)



Notes

- (1) This pin is connected to a bus bar for power distribution, but the CFT does not (yet) require it. It's likely to be connected to another voltage level like +3.3V for easier interfacing. Reserved for now.
- (2) Pins *TPA and *TPC are not bussed. They are locally connected to each card's corresponding test pins (A17 & C17) to serve as test points.
- (3) Reserved for future expansion
- (4) Cheaper, 64-pin A+C row DIN41662 Type C plugs may be used for most expansion cards.
- (5) $\overline{\text{IRQ}}$ is provided for systems which lack an interrupt controller ($\overline{\text{IRQ0-7}}$)

IC Sockets & Miscellaneous Extras


DIP8: RS 402-579 (£0.06@50), Farnell 1101345 (£0.125), Farnell-US 1183572 (£0.072)
DIP14: RS 402-765 (£0.10@50), Farnell-US 1183573 (£0.093/£0.086@100), Farnell 1101346 (£0.122@5)
DIP16: RS 402-771 (£0.11@50), Farnell-US 1183574 (£0.086@100), Farnell 1101347 (£0.147@5)
DIP18: RS 402-768 (£0.13@50), Farnell 1101348 (£0.126@5)
DIP20: RS 402-793 (£0.14@50), Farnell-US 1183577 (£0.119/£0.11@100), Farnell 4285608 (£0.146)
DIP24 (0.3"): RS 801-752 (£0.17@50), Farnell US 1557740 (£0.208), Farnell 1103849 (£0.75@5)
DIP32: RS 801-774 (£0.28@50), Farnell 1654375 (£0.27)
DIP40: RS 402-838 (£0.28@50), Farnell-US 1183580 (£0.236), Farnell 4285669 (£0.28)

Also:
Prototyping board, large:
Prototyping board, Eurocard 3U:
Solder:
Enamel wire:
Power rail wire:

- H1 HOLE @ (.175, 3.675)
- H2 HOLE @ (5.8, 3.675)
- H3 HOLE @ (5.8, .225)
- H4 HOLE @ (.175, .225)

U












Title: cft	
Revision: Rev J	
Last Change: 16 Dec 2012 12:04:37	
Drawn by: Alexios	44/49
Simulation filename: N/A	
More Info: http://www.bedroomlan.org/cft	



Bus Hold

CFT Mini-Computer

Bus Hold



- H9 HOLE @ (.175, 3.675)
- H10 HOLE @ (5.8, 3.675)
- H11 HOLE @ (5.8, .225)
- H12 HOLE @ (.175, .225)

U


Title: cft	
Revision: Rev A	
Last Change: 16 Dec 2012 12:04:37	
Drawn by: Alexios	46/49
Simulation filename: N/A	
More Info: http://www.bedroomlan.org/cft	

CFT Mini-Computer


General Purpose I/O, 2/2

GPOB[0..15]
GPIB[0..15]
GPOA[0..15]
GPIA[0..15]


Printer




Front Panel GP LEDs




Tape output attenuator





Joystick 0 (L)



Joystick 1 (R)



Tape input amplifier



D

Title: cft	
Revision: Rev A	
Last Change: 16 Dec 2012 12:04:37	
Drawn by: Alexios	49/49
Simulation filename: N/A	
More Info: http://www.bedroomlan.org/cft	

TODO:

- * Write & Verify Verilog Model
- * DRC