

# CFT

## 16-bit Mini-Computer

Collected schematics of the entire computer and its peripherals

This is a work in progress.  
Sheets being worked on are indicated by the 'TODO' frame

Sheet status is indicated here IN RED.

D: Draft  
U: Untested  
T: Initial Testing

Notes

VCC is +5V unless otherwise indicated.  
All decoupling capacitors are ceramic.  
All ICs are through-hole DIP packages.

TODO:

- \* Check Signals
- \* Check Decoupling Capacitors
- \* Clean Up Layout
- \* Write & Verify Verilog Model
- \* Check Packages & IC Families
- \* Bill of Materials
- \* DRC


Circuits in need of improvement  
are marked like this.

Circuits known to be incorrect  
are marked like this.

|   |  |      |
|---|--|------|
| D | Title: cft   |      |
|   | Revision: Rev B  |      |
|   | Last Change: 25 Feb 2012 18:44:25  |      |
|   | Drawn by: Alexios  | 1/38 |
|   | Simulation filename: register.v#reg_L  |      |
|   | More Info: <a href="http://www.bedroomlan.org/cft">http://www.bedroomlan.org/cft</a> |      |

# CFT Mini-Computer

Clock generation & control, Reset, Power & indicators



The '253 implements a function of CLKEN and FPUPSTEP to allow either clocked operation of manual stepping.  
 $f(\text{CLKEN}, \text{FPUPSTEP}) = (\text{CLK}/2, \text{CLK}/2)$   
 $f(0,0) = (0, 1)$   
 $f(0,1) = (1, 0)$   
 $f(1,X) = (\text{CLKIN}/2, \text{CLKIN}/2)$

**Clock Source Selector**  
Fast: FPFAST=1, FPSLOW=0 (#2)  
Slow 1: FPFAST=0, FPSLOW=0 (#0)  
Slow 2: FPFAST=0, FPSLOW=1 (#1)  
With no front panel, pull-up/down always selects FASTCLK.

**Full-Speed (Fast) Clock Oscillator**  
Oscillator is 4x system clock speed.  
16 MHz is a hopeful maximum. Testing required.  
Oscillator frequency could drop to 4 MHz if the system is unstable.

**GUARD phase difference selector**  
74HC00: 7ns delay per gate, 14ns delay per jumper setting

GUARD avoids IBUS contention between processor units of different speed by inhibiting unit decoding immediately before/after CLK rising edges. The delay mechanism will have to be readjusted if the clock speed changes.

TODO:

- \* Write & Verify Verilog Model
- \* Bill of Materials
- \* DRC

U

Title: cft

Revision: Rev D

Last Change: 25 Feb 2012 18:44:25

Drawn by: Alexios2/38


Simulation filename: clock.v

More Info: <http://www.bedroomlan.org/cft>

# CFT Mini-Computer

Slow Clock Generator

Slow and Test Clock Generators



**TODO:**


- \* Bill of Materials
- \* DRC

U

|  |      |
|--|------|
| Title: cft   |      |
| Revision: Rev D  |      |
| Last Change: 25 Feb 2012 18:44:25  |      |
| Drawn by: Alexios  | 3/38 |
| Simulation filename:   |      |
| More Info: <a href="http://www.bedroomlan.org/cft">http://www.bedroomlan.org/cft</a> |      |

## Reset Handling and Sequencing

On RESET, the reset timer drives RSTHOLD down for 255 CLK pulses. Using a 16 MHz oscillator, this will assert RSTHOLD for 31.875  $\mu$ s. Using the slow clock (~400 Hz raw), this will pulse for 1.275 seconds. Finally, with the testing clock (~40 Hz raw), RSTHOLD will last 12.75 seconds. NB: CLKIN/2 is RAWCLK divided by 2 (obviously).



Outputs binary 1111'1111'1111'0000 to the IBUS while **RSTHOLD** is asserted.  
This value is picked up by other units of the processor, including the Program Counter,  
and becomes the computer's boot address.

- \* Write & Verify Verilog Model
- \* Bill of Materials
- \* DRC

U

|  |      |
|--|------|
| Title: cft   |      |
| Revision: Rev D  |      |
| Last Change: 25 Feb 2012 18:44:25  |      |
| Drawn by: Alexios  | 4/38 |
| Simulation filename: reset.v   |      |
| More Info: <a href="http://www.bedroomlan.org/cft">http://www.bedroomlan.org/cft</a> |      |

# CFT Mini-Computer

Microcode Sequencer

## Notes

32k x 8 (2x256) ICs required for Microcode v4.  
512k x 8 ICs are cheaper and easier to come by, though,  
so this schematic uses these. Smaller ICs can be substituted.

ROMs to be socketed for easy reprogramming.


Use 70ns or 50ns chips.

Vertical microcode (unit selectors RUNIT, WUNIT and OPIF) are pulled low  
because a value of zero selects no unit.

WS: indicates a wait state. Inhibits the uPC counter.  
HALT: halts the processor. The control unit's outputs are at High-Z.  
Consequently, the processor is disconnected from all busses.  
Control signals are active low and pulled up, so other units (like the front panel)  
may operate them with the processor halted.

RESET: while RESET is active (low), the microcode ROMs are deselected  
and their outputs tri-stated to avoid bus contention with units resetting uncleanly.

Nota Bene: this sequencer can only run Microcode v.4!



TODO:



- \* Write & Verify Verilog Model
- \* Bill of Materials
- \* DRC

U

|  |      |
|--|------|
| Title: cft   |      |
| Revision: Rev F  |      |
| Last Change: 25 Feb 2012 18:44:25  |      |
| Drawn by: Alexios  | 5/38 |
| Simulation filename: control_unit.v  |      |
| More Info: <a href="http://www.bedroomlan.org/cft">http://www.bedroomlan.org/cft</a> |      |

# CFT Mini-Computer

Microcode Sequencer Front Panel Connections



TODO:

- \* Bill of Materials
- \* DRC

U

Title: cft  
Revision: Rev F  
Last Change: 25 Feb 2012 18:44:25  
Drawn by: Alexios 6/38  
Simulation filename: N/A  
More Info: <http://www.bedroomlan.org/cft>

# CFT Mini-Computer

Read & Write Unit Decoding

## Read Unit Decoder (partial)

Jumper settings:  
1-2: Allow  $\overline{\text{GUARD}}$ .  
2-3: Ignore  $\overline{\text{GUARD}}$ .

When  $\overline{\text{UCE}}$  is asserted, unit decoders must tri-state their outputs.


## Write Unit Decoder

Write Unit Decoder:

000 = Idle  
001 = Reserved  
010 = Write AR (WAR)  
011 = Write PC (WPC)  
100 = Write IR (WIR)  
101 = Write DR (WDR)  
110 = Write AC & ALU Port A (WAC)  
110 = Write ALU Port B (WALU)  
111 = Reserved

RUNIT is decoded partially: only 0xxx values are decoded here.  
ALU Operation decoding (RUNIT=1xxx) is done on the ALU board.

0000 = Idle  
0001 = Reserved  
0010 = Read from AGL (RAGL)  
0011 = Read from PC (RPC)  
0100 = Read from DR (RDR)  
0101 = Read from AC (RAC)  
0110 = Reserved  
0111 = Reserved  
1XXX = ALU operation or Constant



TODO:

- \* Write & Verify Verilog Model
- \* Bill of Materials
- \* DRC

U


Title: cft  
Revision: Rev F  
Last Change: 25 Feb 2012 18:44:25  
Drawn by: Alexios 7/38  
Simulation filename: control\_unit.v  
More Info: <http://www.bedroomlan.org/cft>

# CFT Mini-Computer

Skip/Branch Logic

## Microcode v.4 OPIF field

- OPIF = 0000: IDLE (SKIP = 1)
- OPIF = 0001: IF3 (SKIP = IR3)
- OPIF = 0010: IF4 (SKIP = IR4)
- OPIF = 0011: IF5 (SKIP = IR5)
- OPIF = 0100: IF6 (SKIP = IR6)
- OPIF = 0101: IF7 (SKIP = IR7)
- OPIF = 0110: IF8 (SKIP = IR8)
- OPIF = 0111: IF9 (SKIP = IR9)
- OPIF = 1000: IDLE (SKIP = 1)
- OPIF = 1001: IDLE (SKIP = 1)
- OPIF = 1010: IFV (SKIP = IFV, skip if V=0)
- OPIF = 1011: IFL (SKIP = IFL, skip if L=0)
- OPIF = 1100: IFZERO (SKIP = IFZERO, skip if Z=0)
- OPIF = 1101: IFNEG (SKIP = FNEG, skip if N=0)
- OPIF = 1110: IFROLL (SKIP = IR0 + IR1 + IR2)
- OPIF = 1111: IFBRANCH Logic



OP1\_BRANCH = (SV + SL + SZ + SN) XOR IR4  
Worst case propagation delay: 3 x 8.5ns + 9.5ns = 35ns

OP1 Branch Logic (IR0..IR4)

OP2 Roll detection (IR0..IR3)

Condition Multiplexing

Skip flag register

TODO:

- \* Write & Verify Verilog Model
- \* Bill of Materials
- \* DRC


U

|  |      |
|--|------|
| Title: cft   |      |
| Revision: Rev F  |      |
| Last Change: 25 Feb 2012 18:44:25  |      |
| Drawn by: Alexios  | 8/38 |
| Simulation filename: skip_unit.v   |      |
| More Info: <a href="http://www.bedroomlan.org/cft">http://www.bedroomlan.org/cft</a> |      |



# CFT Mini-Computer

Address Generation Logic



## Notes

The value of the PC is clocked into the D-Flip Flop on the rising edge of END. At that point, the PC holds the value of the instruction about to be fetched.

If this registering doesn't take place, by the time the AGL is read, the PC will have been incremented (at the end of the fetch cycle), and pointing to the next instruction.


Thus, the AGL would generate addresses for PC+1. This works as the user expects for the first 1023 page offsets, and fails on the 1024th, where the AGL produces an address for the next page.

This would make programming with page-relative modes much less intuitive.

## TODO:

- \* Write & Verify Verilog Model
- \* Bill of Materials
- \* DRC

## Decoupling




U

Title: cft  
Revision: Rev B  
Last Change: 25 Feb 2012 18:44:25  
Drawn by: Alexios 9/38  
Simulation filename: control.unit.v#agl  
More Info: <http://www.bedroomlan.org/cft>

# CFT Mini-Computer

Instruction Register



TODO:


- \* Write & Verify Verilog Model
- \* Bill of Materials
- \* DRC

U

|  |       |
|--|-------|
| Title: cft   |       |
| Revision: Rev B  |       |
| Last Change: 25 Feb 2012 18:44:25  |       |
| Drawn by: Alexios  | 10/38 |
| Simulation filename: register.v#reg_L  |       |
| More Info: <a href="http://www.bedroomlan.org/cft">http://www.bedroomlan.org/cft</a> |       |


# CFT Mini-Computer

Address Register, Address Bus Drivers & Termination, Autoindex Logic, Device Decoder




# CFT Mini-Computer

Interrupt State Machine




# CFT Mini-Computer

Data Bus Driver & Bus Termination



Or Check SN74AC1071D (Farnell 1741471), 10-bit bus hold, 14SOIC.  
Alternatively, SN74ACT1073DW (Farnell 1741471), 16-bit, 20SOIC.



TODO:


- \* Write & Verify Verilog Model
- \* Bill of Materials
- \* DRC

U

|  |       |
|--|-------|
| Title: cft   |       |
| Revision: Rev B  |       |
| Last Change: 25 Feb 2012 18:44:25  |       |
| Drawn by: Alexios  | 13/38 |
| Simulation filename: control_unit.v  |       |
| More Info: <a href="http://www.bedroomlan.org/cft">http://www.bedroomlan.org/cft</a> |       |

# CFT Mini-Computer

Major Registers: Program Counter (PC)



NB: this is RESET inverted, fed to all 3 major registers' CLEAR signals ('193).


**TODO:**

- \* Write & Verify Verilog Model
- \* Bill of Materials
- \* DRC

|  |   |
|--|---|
| U  | Title: cft                                |
|  | Revision: Rev B                           |
|  | Last Change: 25 Feb 2012 18:44:25         |
|  | Drawn by: Alexios 14/38                   |
|  | Simulation filename: register.v#inc_reg16 |
| More Info: <a href="http://www.bedroomlan.org/cft">http://www.bedroomlan.org/cft</a> |   |

# CFT Mini-Computer

Major Registers: Data Register (DR)








# CFT Mini-Computer

The L Register



L Register (D flip flop with toggle and reset)



## Notes

Clock is the falling edge of CLK5 (the 'write' clock), so all inputs have had time to settle.

Since FLTADD is registered on the rising edge of CLK5, this implies that ADD carry out will toggle L one clock period after the addition itself.

Clear sources (asynchronous):



CLL resets it (L=0)  
RESET resets it. (L=0)

Data out from a roll instruction sets the L register explicitly when L\_LATCH is high.

Toggle Sources (synchronous, to avoid glitches):

ALU carry out (FLD)  
CPL toggles it (L=L)

## Decoupling





## TODO:

- \* Write & Verify Verilog Model
- \* Check Packages & IC Families
- \* Bill of Materials
- \* DRC

U

|  |       |
|--|-------|
| Title: cft   |       |
| Revision: Rev B  |       |
| Last Change: 25 Feb 2012 18:44:25  |       |
| Drawn by: Alexios  | 17/38 |
| Simulation filename: register.v#reg_L  |       |
| More Info: <a href="http://www.bedroomlan.org/cft">http://www.bedroomlan.org/cft</a> |       |


CFT Mini-Computer  
Arithmetic/Logic Unit: Decoding Logic



|  |                                   |
|--|-----------------------------------|
| U  | Title: cft                        |
|  | Revision: Rev B                   |
|  | Last Change: 25 Feb 2012 18:44:25 |
|  | Drawn by: Alexios 18/38           |
|  | Simulation filename: alu.v        |
| More Info: <a href="http://www.bedroomlan.org/cft">http://www.bedroomlan.org/cft</a> |                                   |

CFT Mini-Computer

ALU Binary Operators



TODO:


- \* Bill of Materials
- \* DRC

|   |  |  |       |
|---|--|--|-------|
| U |  | Title: cft   |       |
|   |  | Revision: Rev A  |       |
|   |  | Last Change: 25 Feb 2012 18:44:25  |       |
|   |  | Drawn by: Alexios  | 19/38 |
|   |  | Simulation filename: alu.v   |       |
|   |  | More Info: <a href="http://www.bedroomlan.org/cft">http://www.bedroomlan.org/cft</a> |       |


# CFT Mini-Computer

ALU Unary Operators and Constant Store

## Unary Operations and Constant Store



### Decoupling



### Notes

ROMs to be socketed for easy re-programming.

### TODO:


- \* Bill of Materials
- \* DRC


U

|  |       |
|--|-------|
| Title: cft   |       |
| Revision: Rev B  |       |
| Last Change: 25 Feb 2012 18:44:25  |       |
| Drawn by: Alexios  | 20/38 |
| Simulation filename: alu.v   |       |
| More Info: <a href="http://www.bedroomlan.org/cft">http://www.bedroomlan.org/cft</a> |       |

# CFT Mini-Computer







8 kW Bank Switching Memory Controller





## Control Bus Connectors

Diagram of the P1 connector showing 8 pins labeled IBUS0 through IBUS7. The connector is labeled P1 and has a note PCB @ (5.05, .15).




This is only useful for building the processor on separate cards.

U


|  |       |
|--|-------|
| Title: cft   |       |
| Revision: Rev H  |       |
| Last Change: 25 Feb 2012 18:44:25  |       |
| Drawn by: Alexios  | 23/38 |
| Simulation filename: N/A   |       |
| More Info: <a href="http://www.bedroomlan.org/cft">http://www.bedroomlan.org/cft</a> |       |

# CFT Mini-Computer

Memory (up to 512kW RAM, 512kW ROM)









# CFT Mini-Computer

IDE Bus Interface




## Address Decoder (8-port blocks)





Address Decoding:

0000'0000'1aaa'0XXX  
0000'0000'1010'0XXX -> &00A0-A7 Port 1 CS1  
0000'0000'1011'0XXX -> &00B0-B7 Port 1 CS3  
0000'0000'1100'0XXX -> &00C0-C7 Port 2 CS1  
0000'0000'1101'0XXX -> &00D0-D7 Port 2 CS3



CFT-to-IDE bus buffers. Could possibly be replaced with HC parts.  
Could possibly be left out altogether, though they protect the CFT  
bus from potential problems on the IDE side.




**TODO:**

- \* Write & Verify Verilog Model
- \* Check Packages & IC Families
- \* Bill of Materials

|  |       |
|--|-------|
| Title: cft   |       |
| Revision: Rev A  |       |
| Last Change: 25 Feb 2012 18:44:25  |       |
| Drawn by: Alexios  | 26/38 |
| Simulation filename: To be coded   |       |
| More Info: <a href="http://www.bedroomlan.org/cft">http://www.bedroomlan.org/cft</a> |       |

For external LEDs (e.g. MISCn on the front panel),  
remove jumper shunt and connect pin 1 to external LED.



# CFT Mini-Computer

Six Programmable Counters  
Clock, Timers & NVRAM

Real Time Clock & NVRAM

Address Decoder (8-port blocks)

Address Decoder (4-port blocks)

Counter Interrupt Enables

Counter Clock Select MUXes

Interrupt Selection Jumpers

32,768 Hz clock

Interrupt Mask Reg

TODO:

\* Bill of Materials

\* DRC

|                      |   |
|----------------------|---|
| Title:               | cft   |
| Revision:            | Rev A   |
| Last Change:         | 25 Feb 2012 18:44:25  |
| Drawn by:            | Alexios   |
| Simulation filename: | To be coded   |
| More Info:           | <a href="http://www.bedroomlan.org/cft">http://www.bedroomlan.org/cft</a> |

D

27/38


# CFT Mini-Computer

Front Panel: Switch Register and Switches 1/2


## Switch Register

## Power Key Switch

Position 1: 2-1, 5-4 (off)  
Position 2: 2-3, 5-4 (on, panel lock)  
Position 3: 2-3, 5-6 (on, panel unlock)  
ATX Power Supply Unit assumed.



Keeps power on when a break-before-make key switch moves between ON & PANEL positions.



Activates the Power Supply Unit, turning the computer on.

Disables the panel switches.

Disables many debugging lights to avoid visual overload.

FPRAM & FPRAM are not debounced because they are handled off-board by a clocked J-K flip-flop.

Fast: FPFast=1, FPSLOW=0  
Slow 1: FPFast=0, FPSLOW=0  
Slow 2: FPFast=0, FPSLOW=1

Clock speed latch: clock speed may be changed only when the clock is stopped (CLKEN is high)

## Auto-repeat for Step switch

$$TW = 0.25 \times R \text{ KOHms} \times C \text{ pF} (1 + 0.7/R \text{ KOHms})$$

CAUTION: autorepeat freq must be <= 1Hz or STEP mechanism may fail under autorepeat conditions. 180k in-series resistor ensures minimum period is ~1s.

### TODO:

- \* Bill of Materials
- \* DRC

|  |       |
|--|-------|
| Title: cft   |       |
| Revision: Rev B  |       |
| Last Change: 25 Feb 2012 18:44:25  |       |
| Drawn by: Alexios  | 28/38 |
| Simulation filename: To be coded   |       |
| More Info: <a href="http://www.bedroomlan.org/cft">http://www.bedroomlan.org/cft</a> |       |


Note: some gates shared with next sheet.

# CFT Mini-Computer


Front Panel: Switch Register and Switches 2/2

A  
B  
C  
D  
E

A  
B  
C  
D  
E



SWINHIBIT disables some panel switches while the processor is running.



**TODO:**

- \* Bill of Materials
- \* DRC


|  |                                   |
|--|-----------------------------------|
| U  | Title: cft                        |
|  | Revision: Rev B                   |
|  | Last Change: 25 Feb 2012 18:44:25 |
|  | Drawn by: Alexios 29/38           |
|  | Simulation filename: To be coded  |
| More Info: <a href="http://www.bedroomlan.org/cft">http://www.bedroomlan.org/cft</a> |                                   |

# CFT Mini-Computer


Front Panel: LEDs 1

FPLEDSON/28


## Accumulator Display





## Program Counter Display




## Instruction Register Display



## Memory Banking Display



Terse mode configuration jumper.  
Shunt on 1-2: always enabled.  
Shunt on 2-3: enabled in Verbose mode.  
No shunt: always off.



Terse mode configuration jumper.  
Shunt on 1-2: always enabled.  
Shunt on 2-3: enabled in Verbose mode.  
No shunt: always off.

TODO:


\* DRC

U

|  |       |
|--|-------|
| Title: cft   |       |
| Revision: Rev B  |       |
| Last Change: 25 Feb 2012 18:44:25  |       |
| Drawn by: Alexios  | 30/38 |
| Simulation filename: N/A   |       |
| More Info: <a href="http://www.bedroomlan.org/cft">http://www.bedroomlan.org/cft</a> |       |


CFT Mini-Computer

Front Panel: LEDs 2



# CFT Mini-Computer

Front Panel: Multi-Function Display



TODO:

- \* Bill of Materials
- \* DRC

Diode logic is acceptable here because it is merely driving a front panel LED (via an 74HCxxx buffer).

Set jumpers/switches for first uPC address of Execute cycle. For Microcode v1-v3, this is 3 (1 and 2)


U

|  |       |
|--|-------|
| Title: cft   |       |
| Revision: Rev B  |       |
| Last Change: 25 Feb 2012 18:44:25  |       |
| Drawn by: Alexios  | 32/38 |
| Simulation filename: N/A   |       |
| More Info: <a href="http://www.bedroomlan.org/cft">http://www.bedroomlan.org/cft</a> |       |



# CFT Mini-Computer

Front Panel: Interrupt LEDs



A

B

C

D

E


A

B


C

D

E



IFRn pulses are not normally visible to the naked eye.  
'123 Dual Monostable Vibrators produce pulses for IRQ signals.



TODO:


- \* Bill of Materials
- \* DRC

|   |  |       |
|---|--|-------|
| U | Title: cft   |       |
|   | Revision: Rev B  |       |
|   | Last Change: 25 Feb 2012 18:44:25  |       |
|   | Drawn by: Alexios  | 33/38 |
|   | Simulation filename: register.v#reg_L  |       |
|   | More Info: <a href="http://www.bedroomlan.org/cft">http://www.bedroomlan.org/cft</a> |       |

CFT Mini-Computer


Front Panel: Connectors

Front Panel Power Input




Assumes ATX power supply.

Front Panel Controller Connections




Connector to Front Panel Controller Card.

Sequencer



Connections to Other Cards




TODO:

- \* Bill of Materials
- \* DRC

U

|  |       |
|--|-------|
| Title: cft   |       |
| Revision: Rev B  |       |
| Last Change: 25 Feb 2012 18:44:25  |       |
| Drawn by: Alexios  | 34/38 |
| Simulation filename: N/A   |       |
| More Info: <a href="http://www.bedroomlan.org/cft">http://www.bedroomlan.org/cft</a> |       |



# CFT Mini-Computer

Front Panel: System Device


**TODO:**

- \* Bill of Materials
- \* DRC

|              |  |  |       |
|--------------|--|--|-------|
| <div>U</div> |  | Title: cft   |       |
|              |  | Revision: Rev A  |       |
|              |  | Last Change: 25 Feb 2012 18:44:25  |       |
|              |  | Drawn by: Alexios  | 35/38 |
|              |  | Simulation filename: To be coded   |       |
|              |  | More Info: <a href="http://www.bedroomlan.org/cft">http://www.bedroomlan.org/cft</a> |       |

# CFT Mini-Computer

Front Panel: Run/Stop State Machine



### Front Panel: Sequencer

FPWADDR

FPWAC


FPWIR

These ICs receive input from the 74LS123 chips and must be TTL compatible.

As long as the processor is halted and the control unit tri-stated, the front panel controller will not introduce contention. Also, contention between the FPWAC signal and cycle sequencer cannot happen because even if multiple switches are operated simultaneously, WAC is either tri-stated or driven low.

- \* Write & Verify Verilog Model
- \* Bill of Materials
- \* DRC


|  |       |
|--|-------|
| Title: cft   |       |
| Revision: Rev A  |       |
| Last Change: 25 Feb 2012 18:44:25  |       |
| Drawn by: Alexios  | 37/38 |
| Simulation filename: To be coded   |       |
| More Info: <a href="http://www.bedroomlan.org/cft">http://www.bedroomlan.org/cft</a> |       |



## Bus Connectors

Figure 1: Pin connections for the PCB. The diagram shows three pin headers: EXPA (32 pins), EXPB (32 pins), and EXPC (32 pins). EXPA pins are connected to various signals including GND, VCC, +3.3V, AB0-AB7, IRQ3-IRQ6, \*TPA, IRQ7, HALT, AB8-AB14, AB15, GUARD, CLK1, RSTHOLD, +12V, and VCC. EXPB pins are connected to GND, VCC, +3.3V, B5-B12, AEXT0-AEXT7, B21-B26, SYSDEV, CLK4, CLK2, CLK3, +12V, and VCC. EXPC pins are connected to GND, VCC, +3.3V, DB0-DB7, MEM, IO, R, W, \*TPC, IRQ0, IRQ1, IRQ2, DB8-DB15, CLK5, RESET, +12V, and VCC. A 1uF capacitor C304 is connected between VCC and GND. The PCB is labeled 'PCB @ (0, 1.95)'.

- (1) This pin is connected to a bus bar for power distribution, but the CFT does not (yet) require it. It's likely to be connected to another voltage level like +3.3V for easier interfacing. Reserved for now.
- (2) Pins \*TPA and \*TPC are not bussed. They are locally connected to each card's corresponding test pins (A17 & C17) to serve as test points.
- (3) Reserved for future expansion
- (4) Cheaper, 64-pin A+C row DIN41662 Type C plugs may be used for most expansion cards.
- (5) Bit18 of the microinstruction field. Currently unused, reserved for future expansion.



U

|  |       |
|--|-------|
| Title: cft   |       |
| Revision: Rev B  |       |
| Last Change: 25 Feb 2012 18:44:25  |       |
| Drawn by: Alexios  | 38/38 |
| Simulation filename: N/A   |       |
| More Info: <a href="http://www.bedroomlan.org/cft">http://www.bedroomlan.org/cft</a> |       |