

CFT CPU

Front Panel System Device

5

4

3

2

1



5

4



3

2

1



Note: since this is an I/O device, the DBUS should have been used instead, but since IBUS and DBUS are connected for memory and I/O R/W cycles, this has the same effect and arguably simplifies board routing. This is, of course, only possible for boards connected directly to the processor, which the front panel board is.



Title: front-panel-controller


Version: Rev A

20 Jan 2012 17:18:41

Drawn By: AlexiosC

1/4

Run/Stop State Machine



CFT CPU

Front Panel Sequencer

The '125 buffers act as purposefully slow open collector buffers. When the FP input is high, the buffer is tri-stated. When it is low, the buffer drives, but only low (inputs connected to GND). In addition, the tPZL delay (typical 15ns) acts as a delay circuit that gives time for the switch register enables to be decoded and the switch register value put on the IBUS.

These ICs receive input from the 74LS123 chips and must be TTL compatible.

As long as the processor is halted and the control unit tri-stated, the front panel controller will not introduce contention. Also, contention between the FPWAC signal and cycle sequencer cannot happen because even if multiple switches are operated simultaneously, WAC is either tri-stated or driven low.


Title: front-panel-controller

Version: Rev A

20 Jan 2012 17:18:41

Drawn By: AlexiosC


3/4




CFT CPU

Signal allocation to the Control and Expansion buses.

Control Bus Connectors




Front Panel Connector



Connector to Front Panel Controller Card.


Expansion Bus (computer bus)



Notes

- (1) This pin is connected to a bus bar for power distribution, but the GFT does not (yet) require it. It's likely to be connected to another voltage level like +3.3V for easier interfacing. Reserved for now.
- (2) Pins *TPA and *TPC are not bussed. They are locally connected to each card's corresponding test pins (A17 & C17) to serve as test points.
- (3) Reserved for future expansion
- (4) Cheaper, 64-pin A+C row DIN41662 Type C plugs may be used for most expansion cards.
- (5) Bit18 of the microinstruction field. Currently unused, reserved for future expansion.

This sheet shows the wiring and default parts of most CPU boards. Since these 10x16cm boards only have a single Eurocard connector, A board is either a CPU component or a computer component and must be fitted with ONE of the two connectors. Delete the other one.



[PCB Logo]	
	Title: front-panel-controller
	Version: Rev J
	20 Jan 2012 17:18:41
	<div data-bbox="2359 1860 2789 1866"> Drawn By: AlexiosC </div> <div data-bbox="2804 1860 2840 1866">4 / 4</div>