Note: This is a Verilog implementation for the DCT algorithm as taught by Shrenik Jain on YouTube (Link to the video). Although this code is synthesizable, I recommend you to use it only for simulation purposes because it uses the matrix multiplication method and is not efficient. Please uncomment "i_clk" and "i_rst" if you want to replace the multiplier with an IP core.
-
Notifications
You must be signed in to change notification settings - Fork 0
License
aliabbasi-engr/dct-verilog
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
Name | Name | Last commit message | Last commit date | |
---|---|---|---|---|
Repository files navigation
About
No description, website, or topics provided.
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published