TMS44C256 262 144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY SMGS256C JULINE 1986 - BEVISED NOVEMBER 1990

This data sheet is applicable to all TMS44C256s symbolized with Revision "D" and subsequent revisions as described on page 5-21.

- 262 144 × 4 Organization
- Single 5-V Supply (10% Tolerance)
- · Performance Ranges:

	ACCESS	ACCESS	ACCESS	READ
	TIME	TIME	TIME	OR
	t _{a(R)}	ta(C)	ta(CA)	WRITE
	(trac)	(tCAC)	(tCAA)	CYCLE
	(MAX)	(MAX)	(MAX)	(MIN)
TMS44C256-60	60 ns	15 ns	30 ns	110 ns
TMS44C256-70	70 ns	18 ns	35 ns	130 ns
TMS44C256-80	80 ns	20 ns	40 ns	150 ns
TMS44C256-10	100 ns	25 ns	45 ns	180 ns
TMS44C256-12	120 ns	30 ns	55 ns	220 ns

- Enhanced Page Mode Operation with CAS-Before-BAS Refresh
- Long Refresh Period . . .
 512-Cycle Refresh in 8 ms (Max)
- 3-State Unlatched Output
- Low Power Dissipation
- Texas Instruments EPIC[™] CMOS Process
- All Inputs and Clocks Are TTL Compatible
- High-Reliability Plastic 20-Pin 300-Mil-Wide DIP, 20/26 J-Lead Surface Mount (SOJ) ('44C256-60 and '44C256-70 Available in SOJ Only), 20/26 J-Lead Thin Surface Mount (ThinSOJ), or 20-Pin Zig-Zag In-Line (ZIP) Packages
- Operation of Ti's Megabit CMOS DRAMs
 Can Be Controlled by Ti's SN74ALS6301
 and SN74ALS6302 Dynamic RAM
 Controllers
- Operating Free-Air Temperature ...0°C to 70°C

N Package	SD Package
(Top View)	(Top View)
DQ1 1 20 Vss DQ2 2 19 DQ4 W 3 18 DQ3 RAS 4 17 CAS TF 5 16 G A0 6 15 A8 A1 7 14 A7 A2 8 13 A6 A3 9 12 A5 VCC 10 11 A4	G 1 2 CAS DQ3 3 4 DQ4 VSS 5 6 DQ1 RAS 9 10 TF A0 11 12 A1 A2 13 14 A3 VCC 15 16 A4 A6 A7 19 20 A8

DJ and DN Packages† (Top View)

			_
DQ1	10	26	V _{SS}
DQ2	2	25	DQ4
W	3	24	DQ3
RAS	4	23	CAS
TF	5	22	OE
A0 🗀	9	18	A8
A1 🗌	10	17	A7
A2 🗌	11	16	A6
A3 🗌	12	15	A5
Vcc 🗆	13	14	A4
			•

†The packages shown here are for pinout reference only. The DJ package is actually 75% of the length of the N package.

PIN NOMENCLATURE							
8A-0A	Address Inputs						
CAS	Column-Address Strobe						
DQ1-DQ4 Data In/Data Out							
G Data-Output Enable							
RAS	Row-Address Strobe						
TF	Test Function						
W	Write Enable						
Vcc	5-V Supply						
٧ss	Ground						

description

The TMS44C256 series are high-speed, 1 048 576-bit dynamic random access memories, organized as 262 144 words of four bits each. They employ state-of-the-art EPIC[™] (Enhanced Process Implanted CMOS) technology for high performance, reliability, and low power at low cost.

EPIC is a trademark of Texas Instruments Incorporated

PRODUCTION DATA documents contain information current as of publication data. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1990, Texas Instruments Incorporated

TMS44C256 262 144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY SMGS256C -- JUNE 1986 -- REVISED NOVEMBER 1990

description (continued)

These devices feature maximum RAS access times of 60 ns, 70 ns, 80 ns, 100 ns, and 120 ns. Maximum power dissipation is as low as 305 mW operating and 11 mW standby on 120 ns devices.

The EPIC technology permits operation from a single 5-V supply, reducing system power supply and decoupling requirements, and easing board layout. I_{CC} peaks are 140 mA typical, and a – 1-V input voltage undershoot can be tolerated, minimizing system noise considerations.

All inputs and outputs, including clocks, are compatible with Series 54/74 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data out is unlatched to allow greater system flexibility.

The TMS44C256 is offered in a 20-pin dual-in-line (N suffix) package, a 20-pin zig-zag in-line (SD suffix) package, a 20/26 J-lead plastic surface mount SOJ (DJ suffix), and a 20/26 J-lead thin plastic surface mount SOJ (DN suffix). The TMS44C256-60 and TMS44C256-70 are available in the 20/26 J-lead plastic surface mount SOJ (DJ suffix) only. These packages are guaranteed for operation from 0°C to 70°C.

operation

enhanced page mode

Page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is thus eliminated. The maximum number of columns that may be accessed is determined by the maximum RAS low time and the CAS page cycle time used. With minimum CAS page cycle time, all 512 columns specified by column addresses A0 through A8 can be accessed without intervening RAS cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of \overline{RAS} . The buffers act as transparent or flow-through latches while \overline{CAS} is high. The falling edge of \overline{CAS} latches the column addresses. This feature allows the TMS44C256 to operate at a higher data bandwidth than conventional page-mode parts, since data retrieval begins as soon as column address is valid rather than when \overline{CAS} transitions low. This performance improvement is referred to as "enhanced page mode." Valid column address may be presented immediately after $t_{h(RA)}$ (row address hold time) has been satisfied, usually well in advance of the falling edge of \overline{CAS} . In this case, data is obtained after $t_{a(C)}$ max (access time from \overline{CAS} low), if $t_{a(CA)}$ max (access time from column address) has been satisfied. In the event that column addresses for the next page cycle are valid at the time \overline{CAS} goes high, access time for the next cycle is determined by the later occurrence of $t_{a(C)}$ or $t_{a(CP)}$ (access time from rising edge of \overline{CAS}).

address (A0 through A8)

Eighteen address bits are required to decode 1 of 262 144 storage cell locations. Nine row-address bits are set up on pins A0 through A8 and latched onto the chip by the row-address strobe (RAS). Then nine column-address bits are set up on pins A0 through A8 and latched onto the chip by the column-address strobe (CAS). All addresses must be stable on or before the falling edges of RAS and CAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select activating the output buffer, as well as latching the address bits into the column-address buffers.

write enable (W)

The read or write mode is selected through the write-enable (\overline{W}) input. A logic high on the \overline{W} input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from the standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When \overline{W} goes low prior to \overline{CAS} (early write), data out will remain in the high-impedance state for the entire cycle, permitting a write operation with \overline{G} grounded.



data in (DQ1-DQ4)

Data is written during a write or read-modify-write cycle. Depending on the mode of operation, the falling edge of \overline{CAS} or \overline{W} strobes data into the on-chip data latch. In an early write cycle, \overline{W} is brought low prior to \overline{CAS} and the data is strobed in by \overline{CAS} with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, \overline{CAS} will already be low, thus the data will be strobed in by \overline{W} with setup and hold times referenced to this signal. In a delayed-write or read-modify-write cycle, \overline{G} must be high to bring the output buffers to high-impedance prior to impressing data on the I/O lines.

data out (DQ1-DQ4)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fanout of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until \overline{CAS} and \overline{G} are brought low. In a read cycle the output becomes valid after the access time interval $t_{a(C)}$ that begins with the negative transition of \overline{CAS} as long as $t_{a(R)}$ and $t_{a(CA)}$ are satisfied. The output becomes valid after the access time has elapsed and remains valid while \overline{CAS} and \overline{G} are low. \overline{CAS} or \overline{G} going high returns it to a high-impedance state. This is accomplished by bringing \overline{G} high prior to applying data, thus satisfying $t_{d(GHD)}$.

output enable (G)

 \overline{G} controls the impedance of the output buffers. When \overline{G} is high, the buffers will remain in the high-impedance state. Bringing \overline{G} low during a normal cycle will activate the output buffers putting them in the low-impedance state. It is necessary for both \overline{AAS} and \overline{CAS} to be brought low for the output buffers to go into the low-impedance state. Once in the low-impedance state, they will remain in the low-impedance state until either \overline{G} or \overline{CAS} is brought high.

refresh

A refresh operation must be performed at least once every eight milliseconds to retain data. This can be achieved by strobing each of the 512 rows (A0-A8). A normal read or write cycle will refresh all bits in each row that is selected. A $\overline{\text{RAS}}$ -only operation can be used by holding $\overline{\text{CAS}}$ at the high (inactive) level, thus conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a $\overline{\text{RAS}}$ -only refresh. Hidden refresh may be performed while maintaining valid data at the output pin. This is accomplished by holding $\overline{\text{CAS}}$ at V_{IL} after a read operation and cycling $\overline{\text{RAS}}$ after a specified precharge period, similar to a $\overline{\text{RAS}}$ -only refresh cycle.

CAS-before-RAS refresh

 $\overline{\text{CAS}}\text{-before-}\overline{\text{RAS}}\text{ refresh is utilized by bringing }\overline{\text{CAS}}\text{ low earlier than }\overline{\text{RAS}}\text{ [see parameter }t_{d(\text{CLRL})\text{R}}]\text{ and holding it low after }\overline{\text{RAS}}\text{ falls [see parameter }t_{d(\text{RLCH})\text{R}}]\text{. For successive }\overline{\text{CAS}}\text{-before-}\overline{\text{RAS}}\text{ refresh cycles, }\overline{\text{CAS}}\text{ can remain low while cycling }\overline{\text{RAS}}\text{. The external address is ignored and the refresh address is generated internally. }$ The external address is also ignored during the hidden refresh option.

power-up

To achieve proper device operation, an initial pause of 200 μs followed by a minimum of eight initialization cycles is required after power-up to the full V_{CC} level.


test function pin

During normal device operation the TF pin must either be disconnected or biased at a voltage less than or equal to V_{CC} .




TMS44C256 262 144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY SMGS256C — JUNE 1986 — REVISED NOVEMBER 1990

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the N package.

functional block diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range on any pin (see Note 1)		/ to 7 V
	.,,	
	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
Power dissipation	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	1 W
Operating free-air temperature range		to 70°C
Storage temperature range	= 65°C to	

[†] Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS

recommended operating conditions

		MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	V
Vss	Supply voltage		0		٧
VIH	High-level input voltage	2.4		6.5	V
VIL	Low-level input voltage (see Note 2)	- 1		8.0	V
TA	Operating free-air temperature	0		70	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.



TMS44C256 262 144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY SMGS256C -- JUNE 1986 -- REVISED NOVEMBER 1990

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS		TMS44C256-60		256-70	UNIT
	PAHAMEICH	TEST CONDITIONS	MIN	MAX	MIN	MAX	UNIT
VOH	High-level output voltage	I _{OH} = -5 mA	2.4		2.4		٧
VOL	Low-level output voltage	I _{OL} = 4.2 mA		0.4		0.4	٧
Тį	Input current (leakage)	V _I = 0 to 5.8 V, V _{CC} = 5 V, All other pins = 0 V to V _{CC}		± 10		± 10	μА
Io	Output current (leakage)	VO = 0 V to VCC, VCC = 5.5 V, CAS high		± 10		± 10	μA
ICC1	Read/write cycle current	t _C (rdW) = minimum, V _{CC} = 5.5 V		95		80	mA
ICC2	Standby current	After 1 memory cycle, RAS and CAS high, VIH = 2.4 V		2		2	mA
₁ CC3	Average refresh circuit (RAS-only, or CBR)	$t_{C(rdW)}$ = minimum, V_{CC} = 5.5 V, RAS cycling, CAS high (RAS-only), RAS low, after CAS low (CBR)		90	-	80	mA
ICC4	Average page current	t _{C(P)} = minimum, V _{CC} = 5.5 V, RAS low, CAS cycling	[70		60	mA

PARAMETER		TEST	TMS44C256-80		4C256-80 TMS44C256-10		TMS44C256-12		UNIT
	PARAMETER	CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vон	High-level output voltage	I _{OH} = 5 mA	2.4		2.4		2.4		V
VOL	Low-level output voltage	I _{OL} = 4.2 mA		0.4		0.4		0.4	V
l _j	Input current (leakage)	V ₁ = 0 to 5.8 V, V _{CC} = 5 V, All other pins = 0 V to V _{CC}		± 10		± 10		± 10	μА
Ю	Output current (leakage)	$V_O = 0$ to V_{CC} , $V_{CC} = 5.5 \text{ V, CAS high}$		± 10		± 10		± 10	μА
lCC1	Read/write cycle current	t _{c(rdW)} = minimum, V _{CC} = 5.5 V		75		65		55	mA
ICC2	Standby current	After 1 memory cycle, RAS and CAS high, VIH = 2.4 V		2		2		2	mA
ICC3	Average refresh circuit (RAS-only, or CBR)	t _{C(rdW)} = minimum, V _{CC} = 5.5 V RAS cycling, CAS high (RAS-only), RAS low, after CAS low (CBR)		70		60		50	mA
ICC4	Average page current	t _C (P) ≈ minimum, V _{CC} = 5.5 V, RAS low, CAS cycling		50		45		35	mA

capacitance over recommended ranges of supply voltage and operating free-air temperature, $f=1\,$ MHz (see Note 3)

	PARAMETER	MIN TYP MA	UNIT
C _{i(A)}	Input capacitance, address inputs		pF
C _{i(RC)}	Input capacitance, strobe inputs		5 pF
C _{i(W)}	Input capacitance, write-enable input		5 pF
C _{i(G)}	Input capacitance, output-enable input		5 pF
СО	Output capacitance		7 pF

NOTE 3: V_{CC} equal to 5 V \pm 0.5 V and the bias on pins under test is 0 V.

TMS44C256 262 144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY SMGS256C — JUNE 1986 — REVISED NOVEMBER 1990

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figure 1)

		ALT.	TMS44C256-60		TMS44C256-70		UNUT
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT
ta(C)	Access time from CAS low	tCAC		15		18	ns
ta(CA)	Access time from column-address	†CAA		30		35	ns
ta(R)	Access time from RAS low	tRAC		60		70	ns
ta(G)	Access time from G low	tGAC		15		18	ns
ta(CP)	Access time from column precharge	1CAP		35		40	ns
td(CLZ)	CAS low to output in low Z	†CLZ	0		0		ns
tdis(CH)	Output disable time after CAS high (see Note 4)	tOFF	0	15	0	18	ns
tdis(G)	Output disable time after G high (see Note 4)	¹GOFF	0	15	0	18	ns

			TMS44C	256-80	TMS44C	256-10	TMS44	C256-12	
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
ta(C)	Access time from CAS low	†CAC		20		25		30	ns
ta(CA)	Access time from column-address	tCAA		40		45		55	ns
ta(R)	Access time from RAS low	†RAC		80		100		120	ns
ta(G)	Access time from G low	1GAC		20		25		30	ns
ta(CP)	Access time from column precharge	^t CAP		40		50		60	ns
^t d(CLZ)	CAS low to output in low Z	tCLZ	0		0		0		ns
^t dis(CH)	Output disable time after CAS high (see Note 4)	†OFF	0	20	0	25	0	30	ns
^t dis(G)	Output disable time after G high (see Note 4)	tGOFF	0	20	0	25	0	30	ns

NOTE 4: tdis(CH) and tdis(G) are specified when the output is no longer driven.

TMS44C256 262 144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY SMGS256C — JUNE 1986 — REVISED NOVEMBER 1990

timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

	D. D. M. F. T. D.	ALT.	TMS44	TMS44C256-60		TMS44C256-70	
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT
t _{c(rd)}	Read cycle time (see Note 6)	¹ RC	110		130		ns
t _{c(W)}	Write cycle time	twc	110		130		ns
lc(rdW)	Read-write/read-modify-write cycle time	†RWC	155		181		ns
t _{c(P)}	Page-mode read or write cycle time (see Note 7)	1PC	40		45		ns
tc(PM)	Page-mode read-modify-write cycle time	†PCM	85		96		ns
tw(CH)	Pulse duration, CAS high	†CP	10		10		ns
tw(CL)	Pulse duration, CAS low (see Note 8)	tCAS	15	10 000	18	10 000	ns
t _{w(RH)}	Pulse duration, RAS high (precharge)	tRP	40		50		ns
t _{w(RL)}	Non-page-mode pulse duration, RAS low (see Note 9)	†RAS	60	10 000	70	10 000	ns
tw(RL)P	Page-mode pulse duration, RAS low (see Note 9)	†RASP	60	100 000	70	100 000	ns
tw(WL)	Write pulse duration	twp	15		15		ns
[†] su(CA)	Column-address setup time before CAS low	†ASC	0		0		ns
tsu(RA)	Row-address setup time before RAS low	†ASR	0		0		ns
tsu(D)	Data setup time before W low (see Note 10)	tDS	0		0		ns
tsu(rd)	Read setup time before CAS low	tRCS	0		0		ns
tsu(WCL)	W-low setup time before CAS low (see Note 11)	twcs	0		0		ns
tsu(WCH)	W-low setup time before CAS high	†CWL	15		18		ns
tsu(WRH)	W-low setup time before RAS high	tRWL	15		18		ns
h(CA)	Column-address hold time after RAS low	†CAH	10		15		ns
h(RA)	Row-address hold time after RAS low	tRAH	10		10		ns
h(RLCA)	Column-address hold time after RAS low (see Note 12)	†AR	50		55		ns

Continued next page.

NOTES: 5. Timing measurements in this table are referenced to V_{IL} max and V_{IH} min.

6. All cycle times assume t_t = 5 ns. 7. To guarantee $t_C(P)$ min, $t_{SU}(CA)$ should be greater than or equal to $t_W(CH)$.

- 8. In a read-modify-write cycle, td(CLWL) and tsu(WCH) must be observed. (Depending on the user's transition times, this may require additional CAS low time [tw(CL)]).
- 9. In a read-modify-write cycle, ta(RLWL) and I_{SU(WRH)} must be observed. (Depending on the user's transition times, this may require additional RAS low time [tw(RL)]).
- 10. Later of CAS or W in write operations.
- 11. Early write operation only.
- 12. The minimum value is measured when td(RLCL) is set to td(RLCL) min as a reference.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

	PARAMETER	ALT. SYMBOL	TMS44C256-80		TMS44C256-10		TMS44C256-12		
	PANAMETER		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tc(rd)	Read cycle time (see Note 6)	tRC	150		180		220		ns
tc(W)	Write cycle time	twc	150		180		220		ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	205		245		295		ns
t _C (P)	Page-mode read or write cycle time (see Note 7)	[†] PC	50		55		65		ns
¹c(PM)	Page-mode read-modify-write cycle time	[†] PCM	100		120		135		ns
^t w(CH)	Pulse duration, CAS high	†CP	10		10		15		ns
tw(CL)	Pulse duration, CAS low (see Note 8)	1CAS	20	10 000	25	10 000	30	10 000	nś
tw(RH)	Pulse duration, RAS high (precharge)	IRP	60		70		90		ns
tw(RL)	Non-page-mode pulse duration, RAS low (see Note 9)	†RAS	80	10 000	100	10 000	120	10 000	ns
tw(RL)P	Page-mode pulse duration, RAS low (see Note 9)	tRASP	80	100 000	100	100 000	120	100 000	ns
tw(WL)	Write pulse duration	twp	15		15		20		ns
tsu(CA)	Column-address setup time before CAS low	†ASC	0		0		0		ns
^t su(RA)	Row-address setup time before RAS low	†ASR	0		0		0		ns
^t su(D)	Data setup time before W low (see Note 10)	†DS	0		0		0		ns
tsu(rd)	Read setup time before CAS low	tRCS	0		0		0		ns
^t su(WCL)	W-low setup time before CAS low (see Note 11)	twcs	0		0		0		ns
^t su(WCH)	W-low setup time before CAS high	tCWL	20		25		30		ns
^t su(WRH)	W-low setup time before RAS high	tRWL	20		25		30		ns
th(CA)	Column-address hold time after RAS low	†CAH	15		20		20		ns
^t h(RA)	Row-address hold time after RAS low	†RAH	12		15		15		ns
th(RLCA)	Column-address hold time after RAS low (see Note 12)	t _{AR}	60		70		80		ns

Continued next page.

NOTES: 5. Timing measurements in this table are referenced to V_{1L} max and V_{1H} min.

6. All cycle times assume t₁ = 5 ns.
7. To guarantee t_C(P) min, t_{SU}(CA) should be greater than or equal to t_W(CH).

8. In a read-modify-write cycle, t_d(CLWL) and t_{SU}(WCH) must be observed. (Depending on the user's transition times, this may require additional \overline{CAS} low time [tw(CL)]).

9. In a read-modify-write cycle, td(RLWL) and tsu(WRH) must be observed. (Depending on the user's transition times, this may require additional RAS low time [tw(RL)]).

10. Later of CAS or W in write operations.

11. Early write operation only.

12. The minimum value is measured when td(RLCL) is set to td(RLCL) min as a reference.

TMS44C256 262 144-WORD BY 4-BIT DYNAMIC RANDOM-ACCESS MEMORY SMGS256C — JUNE 1986 — REVISED NOVEMBER 1990

timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

		ALT.	TMS44C256-60		TMS44C256-70		
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNIT
th(D)	Data hold time after CAS low (see Note 10)	t _{DH}	10		15		ns
th(RLD)	Data hold time after RAS low (see Note 12)	†DHR	50		55	-	ns
th(WLGL)	G hold time after W low	^t GH	15		18		ns
th(CHrd)	Read hold time after CAS high (see Note 13)	¹ RCH	0		0		ns
th(RHrd)	Read hold time after RAS high (see Note 13)	tarh	0		0		ns
th(CLW)	Write hold time after CAS low (see Note 11)	twch	15		15		ns
th(RLW)	Write hold time after RAS low (see Note 12)	tWCR	50		55		ns
td(RLCH)	Delay time, RAS low to CAS high	tcsH	60		70		ns
td(CHRL)	Delay time, CAS high to RAS low	tCRP	0		0		ns
td(CLRH)	Delay time, CAS low to RAS high	İRSH	15		18		ns
td(CLWL)	Delay time, CAS low to W low (see Note 14)	tCWD	40		46		ns
¹d(RLCL)	Delay time, RAS low to CAS low (see Note 15)	¹RCD	20	45	20	52	ns
td(RLCA)	Delay time, RAS low to column-address (see Note 15)	†RAD	15	30	15	35	ns
td(CARH)	Delay time, column-address to RAS high	tRAL	30		35		ns
td(CACH)	Delay time, column-address to CAS high	tCAL	30		35		ns
td(RLWL)	Delay time, RAS low to W low (see Note 14)	†RWD	85		98		ns
¹d(CAWL)	Delay time, column-address to W low (see Note 14)	tAWD	55		63		ns
¹d(GHD)	Delay time, G high before data at DQ	tGDD	15		18		ns
td(GLRH)	Delay time, G low to RAS high	tGSR	10		10		ns
td(RLCH)R	Delay time, RAS low to CAS high (see Note 16)	tCHR	15		15		ns
td(CLRL)R	Delay time, CAS low RAS low (see Note 16)	tCSR	10		10		ns
td(RHCL)R	Delay time, RAS high CAS low (see Note 16)	tRPC	0		0		ns
^t rf	Refresh time interval	tREF		8		8	ms
tt	Transition time	t _T	3	50	3	50	ns

Continued next page.

- NOTES: 5. Timing measurements in this table are referenced to VIL max and VIH min.
 - 10. Later of CAS or W in write operations.
 - 11. Early write operation only.
 - 12. The minimum value is measured when $t_{d(RLCL)}$ is set to $t_{d(RLCL)}$ min as a reference.
 - 13. Either th(RHrd) or th(CHrd) must be satisfied for a read cycle.
 - 14. Read-modify-write operation only.
 - Maximum value specified only to guarantee access time.
 CAS-before-RAS refresh only.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (concluded)

	PARAMETER	ALT. SYMBOL	TMS44C256-80		TMS44C256-10		TMS44C256-12		
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
th(D)	Data hold time after CAS low (see Note 10)	tDH	15		20		25		ns
th(RLD)	Data hold time after RAS low (see Note 12)	tohr	60		70		85		ns
th(WLGL)	G hold time after W low	†GH	20		25		30		ns
th(CHrd)	Read hold time after CAS high (see Note 13)	^t RCH	0		0		0		ns
th(RHrd)	Read hold time after RAS high (see Note 13)	tern	0		0		0		ns
th(CLW)	Write hold time after CAS low (see Note 11)	twch	15		20		25		ns
th(RLW)	Write hold time after RAS low (see Note 12)	twcn	60		70		85		ns
td(RLCH)	Delay time, RAS low to CAS high	tCSH	80		100		120		ns
td(CHRL)	Delay time, CAS high to RAS low	tCRP	0		0		0		กร
td(CLRH)	Delay time, CAS low to RAS high	tash	20		25		30		ns
¹d(CLWL)	Delay time, CAS low to W low (see Note 14)	tCWD	50		60		70		ns
td(RLCL)	Delay time, RAS low to CAS low (see Note 15)	tRCD	22	60	25	75	25	90	ns
[†] d(RLCA)	Delay time, RAS low to column-address (see Note 15)	†RAD	17	40	20	55	20	65	ns
td(CARH)	Delay time, column-address to RAS high	IRAL	40		45		55		ns
td(CACH)	Delay time, column-address to CAS high	†CAL	40		45		55		ns
td(RLWL)	Delay time, RAS low to W low (see Note 14)	tRWD	110		135		160		ns
^t d(CAWL)	Delay time, column-address to W low (see Note 14)	t _{AWD}	70		80		95		ns
td(GHD)	Delay time, G high before data at DQ	tGDD	20		25		30		ns
td(GLRH)	Delay time, G low to RAS high	tGSR	10		10		10		ns
td(RLCH)R	Delay time, RAS low to CAS high (see Note 16)	tCHR	20		25		25		ns
1d(CLRL)FI	Delay time, CAS low RAS low (see Note 16)	1CSR	10		10		10		ns
td(RHCL)R	Delay time, RAS high CAS low (see Note 16)	TRPC	0		0		0		ns
1 _{rf}	Refresh time interval	tREF		8		8		8	ms
tt	Transition time	tτ	3	50	3	50	3	50	ns

NOTES: 5. Timing measurements in this table are referenced to V_{IL} max and V_{IH} min.

- 10. Later of CAS or W in write operations
- 11. Early write operation only.
- 12. The minimum value is measured when $t_{d(RLCL)}$ is set to $t_{d(RLCL)}$ min as a reference.
- 13. Either th(RHrd) or th(CHrd) must be satisfied for a read cycle
- 14. Read-modify-write operation only.
- 15. Maximum value specified only to guarantee access time
- 16. CAS-before-RAS refresh only.

PARAMETER MEASUREMENT INFORMATION





Figure 1. Load Circuits for Timing Parameters


read cycle timing



early write cycle timing tc(W) tw(RL) ۷ін RAS VIL td(CLRH) tw(RH) td(RLCL) td(CHRL) td(RLCH) tw(CL) ٧щ CAS v_{1L} tsu(CA) tw(CH) tsu(RA) → td(CACH) th(RA) td(CARH) th(RLCA) V_{IH} A0-A8 Column Don't Care v_{IL} td(RLCA) . Id— th(CA) tsu(WCH) tsu(WRH) th(RLW) - th(CLW) tsu(WCL) V_{IH} Don't Care $\overline{\mathbf{w}}$ Don't Care tw(WL) th(RLD) t_{su(D)} **⊢** th(D) → ٧н DQ1-DQ4 Don't Care Valid Data X Don't Care


late write cycle timing tc(W) tw(RL) ٧н RAS VIL tw/RH\ tŧ - td(CLRH) td(RLCL) td(CHRL) td(RLCH) tw(CL) VIH CAS VII th(RLCA) tw(CH) tsu(CA) th(RA) td(CACH) tsu(RA) → td(CARH) νін X Don't Care Column VIL th(CA) tsu(WCH) td(RLCA) tsu(WRH) Don't Care Don't Care tw(WL) tsu(D) - th(D) th(RLD) th(RLW) tw(WL) VIH / VOH Don't Care Valid Data VIL / VOL h(WLGL) ◄-- td(GHD) → Don't Care

read-write/read-modify-write cycle timing




NOTE 17: Output may go from high-impedance to an invalid data state prior to the specified access time.

enhanced page-mode read cycle timing



- NOTES: 17. Output may go from high-impedance to an invalid data state prior to the specified access time.
 - 18 A write cycle or read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated.
 - 19. Access time is ta(CP) or ta(CA) dependent.


enhanced page-mode write cycle timing



NOTES: 20. A read cycle or a read-modify-write cycle can be intermixed with the write cycles as long as the read and read-modify-write timing specifications are not violated.

21. Referenced to CAS or W, whichever occurs last.

enhanced page-mode read-modify-write cycle timing




NOTES: 17. Output may go from high-impedance to an invalid data state prior to the specified access time.


22. A read or write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.

RAS-only refresh timing tc(rd) tw(RL) ۷ін RAS ۷_{IL} tw(RH) td(CHRL) td(RHCL)R · VIH Don't Care ۷_{IL} th(RA) V_{IH} Don't Care Row Row VIL VIH Don't Care VIH / VOH VIL / VOL VIH

hidden refresh cycle (enhanced page mode)



automatic (CAS-before-RAS) refresh cycle timing



device symbolization

