GM71C4256A/AL

262,144 WORDS×4 BIT CMOS DYNAMIC RAM

Description

The GM71C4256A/AL is the new generation dynamic RAM organized 262,144×4 Bit. GM71C-4256A/AL has realized higher density, higher performance and various functions by utilizing advanced CMOS process technology. The GM71C-4256A/AL offers Fast Page Mode as a high speed access mode. Multiplexed address inputs permit the GM71C4256A/AL to be packaged in a standard 20 pin DIP, SOJ and ZIP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of 5V \pm 10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.

Features

- 262,144×4 Bit Organization
- Fast Page Mode Capability
- Single Power Supply
- Fast Access Time & Cycle Time

(Unit:ns)

	t _{RAC}	tCAC	t _{RC}	t _{PC}
GM71C4256A/AL-60	60	20	120	45
GM71C4256A/AL-70	70	20	130	50
GM71C4256A/AL-80	80	25	160	55
GM71C4256A/AL-10	100	25	190	55


Low Power

Active: 495/440/385/330mW (MAX) Standby: 11mW (CMOS level: MAX)

1.1mW (L-series)

- RAS Only Refresh, CAS before RAS Refresh, Hidden Refresh Capability
- All inputs and outputs TTL Compatible
- 512 Refresh Cycles/8ms
- 512 Refresh Cycles/64ms (L-series)
- Battery Back Up Operation (L-series)

Pin Configuration



GM71C4256A/AL

Pin Description

Pin	Function	Pin	Function
A0~A8	Address Inputs	I/O~I/O4	Data Input, Output
RAS	Row Address Strobe	V _{CC}	+5V Supply
CAS	Column Address Strobe	V _{SS}	Ground
WE	Write Enable	NC	No Connection
OE	Output Enable		

Ordering Information

Type No.	Access Time	Package
GM71C4256A/AL-60 GM71C4256A/AL-70 GM71C4256A/AL-80 GM71C4256A/AL-10	60ns 70ns 80ns 100ns	300 Mil 20 Pin Plastic DIP
GM71C4256ASJ/ALSJ-60 GM71C4256ASJ/ALSJ-70 GM71C4256ASJ/ALSJ-80 GM71C4256ASJ/ALSJ-10	60ns 70ns 80ns 100ns	300 Mil 20 (26) Pin Plastic SOJ
GM71C4256AZ/ALZ-60 GM71C4256AZ/ALZ-70 GM71C4256AZ/ALZ-80 GM71C4256AZ/ALZ-10	60ns 70ns 80ns 100ns	400 Mil 20 Pin Plastic ZIP

Absolute Maximum Ratings*

Symbol	Parameter	Rating	Unit
TA	Ambient Temperature under Bias	0~70	°C
T _{STG}	Storage Temperature (plastic)	-55~125	°C
V_{IN}/V_{OUT}	Voltage on any Pin Relative to Vss	-1.0~7.0	V
Vcc	Voltage on V _{CC} Relative to V _{SS}	-1.0~7.0	v
I _{OUT}	Short Circuit Output Current	50	mA
PD Power Dissipation		1.0	W

^{*}Note: Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

Recommended Operating Conditions ($T_A=0 \sim 70$ °C)

Symbol	Parameter	Min	Тур	Max	Unit
v_{cc}	Supply Voltage	4.5	5.0	5.5	V
V_{IH}	Input High Voltage	2.4		6.5	V
V_{IL}	Input Low Voltage (I/O Pin)	-1.0		0.8	V
$V_{\rm IL}$	Input Low Voltage (Others)	-2.0		0.8	V

GM71C4256A/AL

DC Electrical Characteristics: ($V_{CC} = 5V \pm 10\%$, $T_A = 0 \sim 70^{\circ}C$)

Symbol	Parameter		Min	Max	Unit	Note
V _{OH}	Output Level Output "H" Level Voltage (I _{OUT} = -5mA)		2.4	V _{CC}	V	
V _{OL}	Output Level Output "L" Level Voltage (I _{OUT} =4.2mA)		0	0.4	V	
		60ns	_	90		
I_{CC1}	Operating Current Average Power Supply Operating Current	70ns		80	mA	1,2
	(RAS, CAS, Address Cycling: t _{RC} =t _{RC} min)	80ns		70		i
	(Idio, Olo, Idadess of the de	100ns	_	60		L
I _{CC2}	Standby Current (TTL) Power Supply Standby Current (RAS, CAS = VIH)		_	2	mA	
		60ns		90]	İ
I_{CC3}	RAS Only Refresh Current Average Power Supply Current	70ns		80	mA	2
	RAS Only Refresh Mode	80ns	_	70		
	(RAS Cycling, CAS=V _{IH} , t _{RC} =t _{RC} min)	100ns	T -	60		
		60ns	T -	80		
I_{CC4}	Fast Page Mode Current Average Power Supply Current	70ns		70	mA	1,3
	Fast Page Mode	80ns		60]	
	(RAS = V _{IL} , CAS Cycling: t _{PC} = t _{PC} min)	100ns	_	50		
I _{CC5}	Standby Current (CMOS)		_	1	mA	
	Power Supply Standby Current (RAS, CAS=V _{CC} -0.2V)		<u> </u>	200	μA	4
I _{CC6}	CAS before RAS Refresh Current	60ns	├	80	┥.	
1000	$(t_{RC} = t_{RC} \min)$	70ns	<u> </u>	70	mA	
	(1.0	80ns	<u> </u>	70	-	
		100ns	 -	60		
Icc7	Battery Back Up Current Average Power Supply Current, Battery Back Up Mode $(\overline{CAS} = \overline{CAS})$ before RAS Cycling or 0.2V, $\overline{OE} = V_{CC} - 0.2V$ $\overline{WE} = V_{CC} - 0.2V$ or 0.2V, $A0 - A8 = V_{CC} - 0.2V$ or 0.2V, $I/O1 \sim 4 = V_{CC} - 0.2V$, 0.2V or Open: $I_{RC} = 125\mu s$)	<i>I</i> ,	_	300	μА	4,5
I _{CC8}	Standby Current RAS = V _{IH} CAS = V _{IL} D _{OUT} = Enable	_	_	5	mA	1
I _{I(L)}	Input Leakage Current Any Input (0V ≤V _{IN} ≤7V) All Other Pins Not Under Test=0V		-10	10	μΑ	
I _{O(L)}	Output Leakage Current (Dout is Disabled, 0V ≤Vout ≤7V)		- 10	10	μА	

Note 1. I_{CC} depends on output loading condition when the device is selected, I_{CC} (max) is specified at the output open condition.

2. Address can be changed less than three times while $\overline{RAS} = V_{IL}$

3. Address can be changed once or less while CAS=VIH

5. $t_{RAS}(max) = 1\mu s$ is applied to refresh of battery back up.

GoldStar

GM71C4256A/AL

Capacitance ($V_{CC} = 5V \pm 10\%$, $T_A = 25$ °C)

Symbol	Parameter	Min	Max	Unit	Note
C _{I1}	Input Capacitance (A0~A8)		5	pF	1
C _{I2}	Input Capacitance (RAS, CAS, WE, OE)		7	pF	1
Cı/O	Data Input/Data Output	_	10	pF	1.2

^{*}Note 1. Capacitance is sampled and not 100% tested.

2. CAS=VIH to disable DOUT.

AC Characteristics ($V_{CC} = 5V \pm 10\%$, $T_A = 0 \sim 70$ °C, Note 1,14) Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Symbol	Parameter	GM71C4	256A/AL-60	GM71C	256A/AL-70	GM71C4	256A/AL-80	GM71C4	256A/AL-10	I]
- ymooi	rarameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
t _{RC}	Random Read or Write Cycle Time	120		130	_	160	_	190	_	ns	
t _{RP}	RAS Precharge Time	50	_	50	_	70		80		ns	
tras	RAS Pulse Width	60	10,000	70	10,000	80	10,000	100	10,000	ns	
tcas	CAS Pulse Width	20	10,000	20	10,000	25	10,000	25	10,000	ns	
task	Row Address Set-up Time	0	_	0	_	0	_	0	_	ns	
t _{RAH}	Row Address Hold Time	10	_	10	_	12	_	15		ns	
t _{ASC}	Column Address Set-up Time	0	-	0	-	0	_	0	_	ns	
tCAH	Column Address Hold Time	15	_	15	-	20	-	20	-	ns	
t _{RCD}	RAS to CAS Delay Time	20	40	20	50	22	55	25	75	ns	8
trad	RAS to Column Address Delay Time	15	30	15	35	17	40	20	55	ns	9
trsh	RAS Hold Time	20		20	_	25	_	25		ns	
tcsh	CAS Hold Time	60	-	70	_	80	_	100		ns	
tCRP	CAS to RAS Precharge Time	10	_	10		10	-	10	-	ns	
todd	OE to D _{IN} Delay Time	20	_	20		20		25		ns	
tDZO	OE Delay Time from DIN	0	_	0		0		0		ns	
tDZC	CAS Delay Time from DIN	0	_	0		0	_	0	_	ns	
t _T	Transition Time (Rise and Fall)	3	50	3	50	3	50	3	50	ns	7
tref	Refresh Period		8	_	8		8		8	ms	-
-Ker	Refresh Period (L-Series)	-	64	_	64		64		64	ms	

Read Cycle

		GM71C42	6A/AL-60	GM71C42	56A/AL-70	GM71C42	56A/AL-80	GM71C42	56A/AL-10	Linit	Note
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Omt	Note
tRAC	Access Time from RAS	_	60	_	70	_	80		100	ns	2,3
tcac	Access Time from CAS	_	20	_	20		25		25	ns	3,4
t _{AA}	Access Time from Column Address	_	30	_	35		40		45	ns	3,5
toac	Access Time from OE	_	20		20	_	25		25	ns	
t _{RCS}	Read Command Set-up Time	0	_	0	_	0	_	0	_	ns	
t _{RCH}	Read Command Hold Time to CAS	0	_	0	_	0		0	_	ns	
trrh	Read Command Hold Time to RAS	10	_	10	_	10	_	10		ns	
tral	Column Address to RAS Lead Time	30	_	35	_	40	_	45		ns	
t _{OFF1}	Output Buffer Turn-off Delay Time	-	20	_	20		20	_	25	ns	6
t _{OFF2}	Output Buffer Turn-off Delay Time from OE	-	20	-	20	_	20	_	25	ns	6
tcdd	CAS to D _{IN} Delay Time	20	_	20	<u> </u>	20		25		ns	<u> </u>

Write Cycle

		GM71C42	56A/AL-60	GM71C42	56A/AL-70	GM71C42	56A/AL-80	GM71C42	56A/AL-10	Unit	Note
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Cinc	
twcs	Write Command Set-up Time	0	_	0	_	0	_	0		ns	10
twch	Write Command Hold Time	15	_	15	_	20	_	20	-	ns	
twp	Write Command Pulse Width	10	_	10	_	15	_	15	_	ns	
t _{RWL}	Write Command to RAS Lead Time	20	_	20	_	25	_	25	_	ns	
tcwL	Write Command to CAS Lead Time	20	-	20		25	_	25		ns	
t _{DS}	Data-in Set-up Time	0	_	0	T -	0		0		ns	11
t _{DH}	Data-in Hold Time	15		15		20		20	<u> </u>	ns	11

GM71C4256A/AL

Read-Modify-Write Cycle

Symbol	Parameter	GM71C42	GM71C4256A/AL-60 GM71C4256A/AL-70 GM71C4256A/AL-80 GM71C4256A/AL-10								
		Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
tRWC	Read-Write Cycle Time	170	_	180	_	220		255		ns	
tRWD	RAS to WE Delay Time	85	_	95		110		135		ns	10
tcwD	CAS to WE Delay Time	45	_	45		55		60		ns	10
t _{AWD}	Column Address to WE Delay Time	55	_	60	_	70		80	_	ns	10
toeh	OE Hold Time from WE	20	_	20	_	25		25		ns	

Refresh Cycle

Symbol	Parameter	GM71C4256A/AL-60 GM71C4256A/AL-70 GM71C4256A/AL-80 GM71C4256A/AL-10								Γ	
7		Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
t _{CSR}	CAS Set-up Time (CAS-before-RAS Refresh Cycle)	10	_	10	_	10	_	10	_	ns	
tCHR	CAS Hold Time (CAS-before-RAS Refresh Cycle)	15	-	15	_	20	_	20	_	ns	
t _{RPC}	RAS Precharge to CAS Hold Time	10	-	10	_	10	_	10	_	ns	

Fast Page Mode Cycle

Symbol	Parameter	GM71C4256A/AL-60 GM71C4256A/AL-70 GM71C4256A/AL-80 GM71C4256A/AL-10									\Box
		Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
tPC	Fast Page Mode Cycle Time	45	-	50		55	_	55		ns	
t _{CP}	Fast Page Mode CAS Precharge Time	10	_	10	-	10	-	10	-	ns	
trasc	Fast Page Mode RAS Pulse Width	-	100,000	_	100,000	_	100,000	_	100,000	ns	12
t _{ACP}	Access Time from CAS Precharge	_	40	_	45		50		50	ns	13
tRHCP	RAS Hold Time from CAS Precharge	40	-	45	-	50	-	50	-	ns	10

Fast Page Mode Read-Modify-Write Cycle

Symbol	Parameter	GM71C42	56A/AL-60	GM71C42	56A/AL-70	GM71C42	M71C4256A/AL-80 GM71C4256A/AL-10				
		Min	Max	Min	Max	Min	Max	Min	Max	Unit	Note
t _{PCM}	Fast Page Mode Read-Modify- Write Cycle Time	95	_	100	_	110	_	115	_	ns	

<u> GoldStar</u>

GM71C4256A/AL

Notes:

- 1. AC measurements assume t_T = 5ns.
- 2. Assumes that $t_{RCD} \le t_{RCD}(max)$ and $t_{RAD} \le t_{RAD}(max)$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, tRAC exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2 TTL loads and 100pF.
- 4. Assumes that $t_{RCD} \ge t_{RCD}(max)$ and $t_{RAD} \le t_{RAD}(max)$.
- 5. Assumes that $t_{RCD} \le t_{RCD}(max)$ and $t_{RAD} \ge t_{RAD}(max)$.
- 6. toff (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 7. $V_{IH}(min)$ and $V_{IL}(max)$ are reference levels for measuring timing of input signals. Also transition times are measured between VIH and VIL.
- 8. Operation with the t_{RCD}(max) limit insures that t_{RAC}(max) can be met. t_{RCD}(max) is specified as a reference point only: if t_{RCD} is greater than the specified t_{RCD}(max) limit, then access time is controlled exclusively by tcac.
- 9. Operation with the t_{RAD}(max) limit insures that t_{RAC}(max) can be met. t_{RAD}(max) is specified as a reference point only: if t_{RAD} is greater than the specified t_{RAD}(max) limit, then access time is controlled exclusively by taa.
- 10. twcs, trwd, tcwd and tawd are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only : if $t_{WCS} \ge t_{WCS}(min)$, the cycle is an early write cycle and the data out pin will remain open circuit(high impedance) throughout the entire cycle: if t_{RWD} ≥ t_{RWD}(min), t_{CWD} ≥ $t_{CWD}(min)$ and $t_{AWD} \ge t_{AWD}(min)$, the cycle is a read-write and the data output will contain data read from the selected cell: if neither of the above sets of conditions is satisfied, the condition of the data out(at access time) is indeterminate.
- 11. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles and to $\overline{\text{WE}}$ leading edge in delayed write or Read-Modify-Write cycles.
- 12. t_{RASC} defines RAS pulse width in Fast Page Mode cycles.
- 13. Access time is determined by the longer of tAA or tCAC or tACP.
- 14. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS only refresh). If the internal refresh counter is used, a minimum of eight CAS-before-RAS refresh cycles are required.

GM71C4256A/AL

T-46-23-17

TIMING WAVEFORMS




FIGURE 1. READ CYCLE

ÖE: Don't care twcs≥twcs(min)

GM71C4256A/AL




FIGURE 2. EARLY WRITE CYCLE

GM71C4256A/AL




FIGURE 3. DELAYED WRITE CYCLE

1110425015111




FIGURE 4. READ-MODIFY-WRITE CYCLE

GM71C4256A/AL




FIGURE 5. FAST PAGE MODE READ CYCLE

GM71C4256A/AL

GoldStar




FIGURE 6. FAST PAGE MODE EARLY WRITE CYCLE

GM71C4256A/AL





FIGURE 7. FAST PAGE MODE DELAYED WRITE CYCLE

GM71C4256A/AL



Don't care * 1: VALID INPUT *2: VALID OUTPUT

FIGURE 8. FAST PAGE MODE READ-MODIFY-WRITE CYCLE

GM71C4256A/AL




FIGURE 9. RAS-ONLY-REFRESH CYCLE




FIGURE 10. CAS BEFORE RAS REFRESH CYCLE

GM71C4256A/AL T-46-23-17




FIGURE 11. HIDDEN REFRESH CYCLE (READ)




FIGURE 12. HIDDEN REFRESH CYCLE (WRITE)

GoldStar

GM71C4256A/AL

Package Dimensions

