back.verilog, back.rtlil: map path elements to str

back.verilog, back.rtlil: map path elements to str #2983