Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

spi: master doesn't transfer 2 MSB in data byte #84

Open
olajep opened this issue May 24, 2016 · 1 comment
Open

spi: master doesn't transfer 2 MSB in data byte #84

olajep opened this issue May 24, 2016 · 1 comment

Comments

@olajep
Copy link
Contributor

olajep commented May 24, 2016

Test case:
fclk0 = 25 MHz clkdiv=254 sclk = 100 kHz

  1. Master writes 0xff to SPI_USER0
  2. Master reads data from SPI_USER0

As seen in the waveform capture master does not transfer the two most significant bits in the data byte.
This does not seem to happen in simulation.

spi-high-bits-gone

waveform.vcd.txt
@olajep
Copy link
Contributor Author

olajep commented May 24, 2016

It also drops the 2 MSB in the command byte.

olajep added a commit to olajep/oh that referenced this issue May 27, 2016
@olajep
[HACK] spi: spi_master_fifo: Use oh_fifo_cdc for XILINX
5dfc6cf 
Use oh_fifo_cdc for XILINX target.

oh_fifo_sync does work in simulation but it does not work when
synthesizing in Vivado (see aolofsson#84).

This also includes a hack that forces the FIFO depth/width to 32/104
when TARGET is set to "XILINX" (only available FIFO IP atm.).

Signed-off-by: Ola Jeppsson <ola@adapteva.com>
olajep added a commit to olajep/oh that referenced this issue May 27, 2016
@olajep
[HACK] spi: spi_master_fifo: Use oh_fifo_cdc for XILINX
3c8cef7 
Use oh_fifo_cdc for XILINX target.

oh_fifo_sync does work in simulation but it does not work when
synthesizing in Vivado (see aolofsson#84).

This also includes a hack that forces the FIFO depth/width to 32/104
when TARGET is set to "XILINX" (only available FIFO IP atm.).

Signed-off-by: Ola Jeppsson <ola@adapteva.com>
@olajep olajep mentioned this issue May 27, 2016
Open
olajep added a commit to olajep/oh that referenced this issue May 29, 2016
@olajep
[HACK] spi: spi_master_fifo: Use oh_fifo_cdc for XILINX
0064c0f 
Use oh_fifo_cdc for XILINX target.

oh_fifo_sync does work in simulation but it does not work when
synthesizing in Vivado (see aolofsson#84).

This also includes a hack that forces the FIFO depth/width to 32/104
when TARGET is set to "XILINX" (only available FIFO IP atm.).

Signed-off-by: Ola Jeppsson <ola@adapteva.com>
@olajep olajep mentioned this issue Jun 1, 2016
Open
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@olajep