Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
mpfs/mpfs_corespi: Optimize TX / RX FIFO handling
Remove unnecessary reading of the status register when loading / unloading the FIFOs. Reading from the IP block is slow due to BUS synchronization and this basically makes the SPI busy loop for no reason at all, destroying the CPU usage. The overall benefit of these changes is approx. 25%-points, which is a MASSIVE improvement.
- Loading branch information
Showing
1 changed file
with
57 additions
and
23 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters