Skip to content

Commit

Permalink
xtensa/esp32s3: Add USB OTG device driver
Browse files Browse the repository at this point in the history
  • Loading branch information
donghengqaz authored and acassis committed Jun 14, 2023
1 parent 4bcf454 commit d492823
Show file tree
Hide file tree
Showing 11 changed files with 7,306 additions and 0 deletions.
33 changes: 33 additions & 0 deletions arch/xtensa/src/esp32s3/Kconfig
Expand Up @@ -390,6 +390,10 @@ config ESP32S3_USBSERIAL
select OTHER_UART_SERIALDRIVER
select ARCH_HAVE_SERIAL_TERMIOS

config ESP32S3_OTG
bool "USB OTG"
default n

config ESP32S3_TIMER0
bool "54-bit Timer 0 (Group 0 Timer 0)"
default n
Expand Down Expand Up @@ -1216,6 +1220,35 @@ config ESP32S3_LEDC_CHANNEL7_PIN

endmenu # LEDC configuration

menu "USB OTG Configuration"
depends on ESP32S3_OTG

choice
prompt "USB OTG Mode"
default ESP32S3_OTG_DEVICE

config ESP32S3_OTG_DEVICE
bool "Device"
select USBDEV

endchoice # USB OTG Mode

if ESP32S3_OTG_DEVICE

config ESP32S3_OTG_ENDPOINT_NUM
int "Additional Endpoint Number Except Endpoint 0"
range 0 6
default 3

endif # ESP32S3_OTG_DEVICE

config ESP32S3_OTG_DEBUG_REGISTER
bool "Debug Register Get/Set"
default n
depends on DEBUG_USB_INFO

endmenu # USB OTG Configuration

menu "Application Image Configuration"

choice
Expand Down
4 changes: 4 additions & 0 deletions arch/xtensa/src/esp32s3/Make.defs
Expand Up @@ -135,6 +135,10 @@ ifeq ($(CONFIG_ESP32S3_TOUCH),y)
CHIP_CSRCS += esp32s3_touch.c
endif

ifeq ($(CONFIG_ESP32S3_OTG_DEVICE),y)
CHIP_CSRCS += esp32s3_otg_device.c
endif

ifeq ($(CONFIG_ESP32S3_WIRELESS),y)
include chip/Wireless.mk
endif
Expand Down
73 changes: 73 additions & 0 deletions arch/xtensa/src/esp32s3/esp32s3_otg.h
@@ -0,0 +1,73 @@
/****************************************************************************
* arch/xtensa/src/esp32s3/esp32s3_otg.h
*
* Licensed to the Apache Software Foundation (ASF) under one or more
* contributor license agreements. See the NOTICE file distributed with
* this work for additional information regarding copyright ownership. The
* ASF licenses this file to you under the Apache License, Version 2.0 (the
* "License"); you may not use this file except in compliance with the
* License. You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
* WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
* License for the specific language governing permissions and limitations
* under the License.
*
****************************************************************************/

#ifndef __ARCH_XTENSA_SRC_ESP32S3_ESP32S3_OTG_H
#define __ARCH_XTENSA_SRC_ESP32S3_ESP32S3_OTG_H

/****************************************************************************
* Included Files
****************************************************************************/

#include <nuttx/config.h>

#include <stdint.h>

#include "chip.h"
#include "hardware/esp32s3_otg.h"

#if defined(CONFIG_ESP32S3_OTG)

/****************************************************************************
* Public Function Prototypes
****************************************************************************/

#ifndef __ASSEMBLY__

#undef EXTERN
#if defined(__cplusplus)
#define EXTERN extern "C"
extern "C"
{
#else
#define EXTERN extern
#endif

/****************************************************************************
* Name: esp32s3_usbsuspend
*
* Description:
* Board logic must provide the esp32s3_usbsuspend logic if the OTG FS
* device driver is used. This function is called whenever the USB enters
* or leaves suspend mode. This is an opportunity for the board logic to
* shutdown clocks, power, etc. while the USB is suspended.
*
****************************************************************************/

struct usbdev_s;
void esp32s3_usbsuspend(struct usbdev_s *dev, bool resume);

#undef EXTERN
#if defined(__cplusplus)
}
#endif

#endif /* __ASSEMBLY__ */
#endif /* CONFIG_ESP32S3_OTG */
#endif /* __ARCH_XTENSA_SRC_ESP32S3_ESP32S3_OTG_H */

0 comments on commit d492823

Please sign in to comment.