Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

riscv/esp32c3: Fix RT timer issues #3697

Merged

Commits on May 12, 2021

  1. riscv/esp32c3: Fix RT timer issues

    1. Enable alarm if there is timer active
    2. Wake up main thread to delete timer
    3. Wake up main thread when timer is timeout in ISR
    donghengqaz committed May 12, 2021
    Copy the full SHA
    89f02e2 View commit details
    Browse the repository at this point in the history