Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[Chisel][VTA] Fix multiple transfer issue in LoadUop module #4442

Merged
merged 1 commit into from Nov 28, 2019

Conversation

liangfu
Copy link
Member

@liangfu liangfu commented Nov 28, 2019

This PR intends to fix an issue in the LoadUop module.

Problem:
When the instruction request to transfer multiple uop that is larger than a single burst length, previous implement fail to update the write mask register wmask accordingly.

Solution:
Set write mask register wmask to "b11".U when xrem is not 0.U.

@vegaluisjose @tmoreau89 Please review.

@tmoreau89
Copy link
Contributor

Thank you @liangfu for the fix. Approved.

@tmoreau89 tmoreau89 merged commit 52160f9 into apache:master Nov 28, 2019
@tmoreau89
Copy link
Contributor

Thanks @liangfu @vegaluisjose ; the PR has been merged.

Leo-arm pushed a commit to Leo-arm/tvm that referenced this pull request Nov 29, 2019
tmoreau89 pushed a commit to tmoreau89/tvm that referenced this pull request Dec 3, 2019
zxy844288792 pushed a commit to zxy844288792/tvm that referenced this pull request Dec 13, 2019
zxy844288792 pushed a commit to neo-ai/tvm that referenced this pull request Dec 13, 2019
tqchen pushed a commit to tqchen/tvm that referenced this pull request Mar 29, 2020
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

3 participants