Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Develop #20

Open
wants to merge 25 commits into
base: develop
Choose a base branch
from
Open

Develop #20

wants to merge 25 commits into from

Conversation

fras
Copy link

@fras fras commented Mar 5, 2021

New AXI slave for control of user LEDs of the MPI CM KU15P.

- Clock inputs and LHC clock output.
- Legacy TTC data.
- Spare MCU connections.
- Spare SM-CM connections.
- Spare I2C bus.
- Expansion and debug headers.
- Inter-FPGA connections (KU15P - ZU11EG).
…he FELIX IBERT is now running with 10 Gbps and 240 MHz reference clock.
…orks well with 10 Gbps line rate and 240 MHz reference clock.
…erence clock.

The links of the MGT banks 133 and 134 work well with a loopback fiber
connected to the FireFly 1 of the CM. The links of the MGT bank 132
don't work, because their RX ports are not connected.
…ERT added, some clock signals routed to debug header X39.
The line rates are 2.56, 4.80, and 10.24 Gbps. The reference clock speed is 320 MHz for all line rates.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

1 participant