





THESE STANDOFFS ARE FOR MOUNTING THE BOTTOM COVER. THE STANDOFF IS SOLDERED TO THE BOTTOM SIDE OF THE BOARD.




THE FPGA JTAG REFERENCE IS 3.3 VOLTS.



THIS CONNECTOR IS FOR A XILINX JTAG PROGRAMMER WITH A 14-PIN 2-MM CONNECTOR.

FPGA JTAG

BENCHTOP POWER INLET





THESE ARE THE SIGNAL NAMES ON THE SMv2

P01-1	PWR_GOOD 1-1	01	CM_TO_SM_PWR_OK
P01-2	TMS 1-2	02	SM_JTAG_TMS
P01-3	TDO 1-3	03	SM_JTAG_TDO
P01-4	TX_IPMC 1-4	04	SM_IPMC_TX
P01-5	TX_ZYNQ 1-5	05	SM_ZYNQ_TX
P01-6	SENSE_SDA 1-6	06	SM_IPMC_I2C_SDA
P01-7	PWR_EN 1-7	07	SM_SOFT_PWR_EN
P01-8	FPGA_GPIO0 1-8	08	SM_ZYNQ_I2C_SCL
P01-9	FPGA_GPIO1 1-9	09	SM_ZYNQ_GPIO1
P01-10	GND_LOGIC 2-2	10	GND
P02-1	GND_LOGIC 2-3	11	GND
P02-2	FPGA_GPIO2 2-4	12	SM_ZYNQ_GPIO2
P02-3	GND_LOGIC 2-5	13	GND
P02-4	CPLD_GPIO0 2-6	14	SM_CPLD_GPIO0
P02-5	GND_LOGIC 2-7	15	GND
P02-6	CPLD_GPIO1 2-8	16	SM_CPLD_GPIO1
P02-7	EN 3-1	17	SM_TO_CM_PWR_EN
P02-8	TCK 3-2	18	SM_JTAG_TCK
P02-9	TDI 3-3	19	SM_JTAG_TDI
P02-10	RX_IPMC 3-4	20	SM_IPMC_RX
	RX_ZYNQ 3-5	21	SM_ZYNQ_RX
	SENSE_SCL 3-6	22	SM_IPMC_I2C_SCL
	MON_RX 3-7	23	SM_ZYNQ_I2C_SDA
	/PS_RST 3-8	24	X


/PS_RST IS NOT USED IN THIS DESIGN

TESTBOARD (SM) CONNECTOR ET60S-D02-3-08-000-L-R1-S



THE CM NEEDS A HI LEVEL ON "SM_SOFT_PWR_EN" IN ORDER FOR THE BOOTED MCU TO TURN ON THE DC-DC CONVERTERS. THIS CAN COME FROM EITHER THE SWITCH CONNECTED TO 3.3V, OR FROM A CONTROL LINE ON THE USB-TO-I2C CABLE.

THE CM NEEDS A HI LEVEL ON "SM_TO_CM_PWR_EN" IN ORDER TO BOOT THE MCU. THIS CAN COME FROM EITHER THE SWITCH CONNECTED TO 3.3V, OR FROM A CONTROL LINE ON THE USB-TO-I2C CABLE.



THE FIREFLY I2C SIGNALS ALWAYS USE THIS CABLE CONNECTOR.

ZYNQ UART

THESE CONNECTORS ARE FOR A STANDALONE USB-TO-UART CABLE. SEE DIGIKEY 768-1015 (FTDI TTL-232R-3V3). THE FACTORY CONNECTOR NEEDS TO BE REPLACED WITH A 6-PIN 2MM PLUG, DIGIKEY 277-5955.


IPMC UART



ZYNQ I2C

THESE CONNECTORS ARE FOR A USB-TO-I2C CABLE. SEE DIGIKEY 768-1106 (FTDI TTL-232R-3V3). THE FACTORY CONNECTOR NEEDS TO BE REPLACED WITH A 10-PIN 2MM PLUG, DIGIKEY 277-5982.

IPMC I2C



TO CONNECT THE SIGNALS TO THE CABLE CONNECTOR, INSTALL A JUMPER FROM PIN#1 TO PIN#2 AND ANOTHER JUMPER FROM PIN#3 TO PIN#4.

TO LOOP THE SIGNALS BACK TO THE CM, INSTALL A JUMPER FROM PIN#1 TO PIN#3.

TO CONNECT THE SIGNALS ELSEWHERE, USE WIREWRAP WIRE.


APOLLO CM V3 TEST BOARD

Title
01: POWER CONNECTOR


Size
Document Number
6089-126

Date: Thursday, October 24, 2024 Sheet 6 of 6

FPGA#1 AND BACKPLANE CLOCK SIGNALS




FPGA#2 SIGNALS







THE TCDS SIGNALS ON HIGH SPEED CONNECTOR #2 ARE LABELED "MIXED" BECAUSE THEY CAN EITHER BE REGULAR TCDS SIGNALS WHEN THE SM IS THE TCDS ENDPOINT, OR THEY CAN BE REPEATED TCDS SIGNALS WHEN FPGA#1 IS THE TCDS ENDPOINT.

TO LOOP THE GIGABIT TRANSMIT SIGNALS FROM THE CM BACK TO THE RECEIVE SIGNALS, INSTALL THE COUPLING CAPACITORS AND OMIT THE SERIES ZERO-OHM RESISTORS.


TO USE THE FIREFLY SITE, OMIT THE COUPLING CAPACITORS AND INSTALL THE SERIES ZERO-OHM RESISTORS.




ERF8-013-01-L-D-RA-TR



CONNECTOR TO FEED THE FRONT PANEL EXTERNAL CLOCK INPUT..
THE CONNECTOR IS A "USB 2.0 MINI-B" STYLE.






NOTES:

NOTE 1 THIS DEVICE DOES NOT REQUIRE ANY EXTERNAL INPUT CAPACITORS.

NOTE 2 THIS DEVICE DOES NOT REQUIRE ANY EXTERNAL OUTPUT CAPACITORS.


NOTE 3 UNDERVOLTAGE LOCKOUT RESISTOR
 $R = 14.81 * (6.81 / ((6.81 * V_{en}) - 18.16))$
 A 4.7K RESISTOR GIVES 5.8 VOLTS MINIMUM
 TURNON VOLTAGE

NOTE 4
OUTPUT SETPOINT RESISTOR
 $R = 1.182 / (V_{OUT} - 0.591)$
FOR 3.3 VOLTS, $R = 436$ OHMS (IF
 $R=432$ THEN $V=3.327$)




APOLLO CM V3 TEST BOARD			
Title			
05: POWER SUPPLY			
Size	Document Number		Rev
	6089-126		A
Date:	Thursday, October 24, 2024	Sheet	6 of 6

D
C
B
A





EVEN AND ODD ARE ON
OPPOSITE SIDES. JUMPER
EVEN-TO-ODD TO LOOP BACK
SIGNALS WITHIN A PAIR.
JUMPER ADJACENT EVENS
AND ODDS TO LOOP BACK
DIFFERENTIAL PAIRS



THE THRESHOLD VOLTAGE IS 1.240V. WITH 150K AND
100K RESISTORS, THE OUTPUT WILL GO LOW WHEN
THE INPUT EXCEEDS 3.12 VOLTS.

LIMIT THE OUTPUT CURRENT TO LESS THAN 2 MA.

PIN ASSIGNMENT













USING AN HDMI CABLE, THIS CONNECTOR MATES TO THE HDMI CONNECTOR
LOCATED ON THE FRONT PANEL OF THE CM. IT IS A RE-PURPOSED 19-PIN HDMI
CONNECTOR. IT WAS CHOSEN BECAUSE THE PINS ARE RECESSED AND CANNOT
BE TOUCHED, AND BECAUSE THE STANDARD CABLES OFFER 5 HIGH-SPEED
SHIELDED PAIRS AND 4 UNCOMMITTED WIRES.

TWO UNCOMMITTED WIRES ARE USED FOR SINGLE-ENDED SIGNALS, ONE FOR 3.3
VOLTS, AND ONE FOR GND.

THE CONNECTOR SITE IS INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O
NEEDS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.

THE "F1_TEST_CONN_0" SIGNAL IS CONNECTED TO GLOBAL CLOCK CAPABLE
INPUT PINS.





THE DIFFERENTIAL PAIRS IN THE CABLE CAN BE CONNECTED TO INPUT BUFFERS OR TO OUTPUT BUFFERS WITH WIRE-WRAP CONNECTIONS TO THE JUMPER POSTS.

THE INPUTS CAN BE EITHER HIGH-IMPEDANCE OR 50-OHM TERMINATED.

THE OUTPUT DRIVERS ARE LIMITED TO 8 MA, SO OPTIONAL SOURCE-SERIES TERMINATION IS PROVIDED.