

THIS IS A FLAT SCHEMATIC, NOT A HIERARCHICAL ONE. NETS USE "OFFPAGE CONNECTOR" SYMBOLS TO GO FROM PAGE TO PAGE. ON ANY PAGE, THE NUMBER OF THE CONNECTING PAGE(S) IS SHOWN IN A SMALL NUMBER BELOW THE SIGNAL NAME. PAGE NUMBERS CAN BE FOUND IN SMALL TYPE AT THE BOTTOM OF THE TITLE BLOCK.

- THE SCHEMATIC IS DIVIDED INTO SECTIONS OF RELATED FUNCTIONALITY. THE SECTIONS ARE:
- 1: NOTES AND BLOCK DIAGRAMS
 - 2: OFF-BOARD SIGNALS (SM AND FRONT PANEL), GLOBAL CLOCKING
 - 3: POWER SOURCES AND CONTROLS
 - 4: I2C CONTROLS
 - 5: FPGA#1 POWER AND SIGNAL (NON-MGT)
 - 6: FPGA#2 POWER AND SIGNAL (NON-MGT)
 - 7: FPGA#1 GTY TRANSCEIVERS (MOSTLY FIREFLY)
 - 8: FPGA#2 GTY TRANSCEIVERS (MOSTLY FIREFLY)
 - 9: BETWEEN-FPGA GTY TRANSCEIVERS

These are some general signal naming conventions:


- 1) Signals connected to the FPGAs contain either "F1" or "F2".
- 2) Signals connected to the Service Module contain "SM".
- 3) Signals connected to the Front Panel contain "FP".
- 4) Signal names starting with "PG" are "Power Good" signals from power modules.
- 5) Signal names starting with "EN" are "Enable" signals to turn on power modules.
- 6) GTY reference clock names indicate FPGA followed by side (F1L, F1R, F2L, F2R), then the reference clock (R0 or R1), finishing with the sequence order (1 thru 7).
- 7) Power source names start with "V_", then the voltage with the letter "V" as a decimal point. (V_3V3 is a 3.3 volt source)
- 8) The MCU I/Os are 3.3 volt and the FPGA I/Os are 1.8 volt. Level shifters are used for the conversion. Signal names on the FPGA side are prefaced with "lov" (low voltage) and signals on the MCU side are prefaced with "hiv" (high voltage).

Make JPG pictures for the block diagrams by displaying them in a PowerPoint slide show that fills the screen. Do a "print screen", then paste it in "paint". Crop, save file, and insert picture.

- TO DO:
- Consider making page numbers larger
 - Update MCU code with new scale factor for 12V current reading
 - Update FPGA pin constraint file
 - Make design notes on the 5 synth pages match

APOLLO CM v3			
Title			
1.01: NOTES			
Size	Document Number		Rev
	6089-127		A
Date:	Monday, January 01, 2024	Sheet	1 of 78

Apollo CMv3: Block Diagram




- Each FPGA can directly access up to 56 FireFly channels on the left quads (120-134). The 4 12-lane FireFly transmitters can be powered by 3.8V or 3.3V.
- 56 GTY links are provided between the FPGA sites on the right quads (220-234). These are AC-coupled.
- Other I/O:
 - 2 GTY links for chip-to-chip (or PCI) from each FPGA to the Zynq on the SM (Service Module).
 - 1 GTY link for TCDS from each FPGA to the SM
 - 1 GTY link for TCDS support between FPGAs
 - 6 LVDS pairs between the FPGAs
 - 5 LVDS pairs plus 2 single-ended wires from each FPGA site to front panel HDMI-style connectors. For diagnostics or unforeseen I/O needs.
 - 4 LVDS pairs plus 2 single-ended wires from each FPGA site to a 20-pin 1-mm pitch header on the bottom side of the board.
- The MCU and the FPGAs have independent JTAG chains. The FPGA JTAG chain can be accessed from the SM or from the front panel. The MCU JTAG only has front panel access. The MCU code can be changed from an SM serial port.
- The recovered TCDS clock is only available from the primary FPGA.

Rev 05, 20 Dec 2023


4

Apollo CMv3: GTY connections

1.03: GTY CONNECTIONS






Apollo CMv3: Power Distribution




Rev 05, 20 Dec 2023

Apollo CMv3: Utility Clock / Reference Clock 0 (R0) Distribution



THE REFERENCE CLOCK 0 SYNTHESIZER "B" CAN BE DRIVEN BY A LOCAL CRYSTAL, THE OUTPUT OF SYNTHESIZER "A", THE 40 MHZ LHC CLOCK FROM THE BACKPLANE, OR THE OPTIONAL FRONT PANEL CONNECTOR. THE LHC CLOCK WOULD BE USED FOR SYSTEM-WIDE SYNCHRONOUS COMMUNICATION.




Rev 05, 20 Dec 2023

7

Apollo CMv3: External Clock Sources

ATCA Clock and TCDS Clock/Data




Rev 05, 20 Dec 2023

8

Apollo CMv3: TCDS Simplified


ATCA Clock and TCDS Clock/Data



Rev 05, 20 Dec 2023


9

Apollo CMv3: MCU Connections and Internal Resources



Rev 05, 20 Dec 2023

TM4C1290 I2C ADDRESS:
ASSIGN A SLAVE ADDRESS TO
THIS DEVICE BY WRITING A VALUE
INTO THE "I2CSOAR" REGISTER.



THESE ARE THE SIGNAL NAMES ON THE SMv2

ET60T-D02-3-08

P1 +12V

P2 GND

PIN 1-1 (PIN 1)


PIN 3-1 (PIN 17)

PIN 3-8 (PIN 24)


PIN 1-8 (PIN 8)

THE SIGNALS THAT START WITH "MGT" ARE HIGH SPEED DIFFERENTIAL PAIRS CONNECTED TO GIGABIT TRANSCEIVERS. THEY ARE INTENDED FOR EITHER PCIe OR AXI-C2C. AC COUPLING CAPACITORS ARE ASSUMED TO BE ON THE SM.


FPGA#1 AND BACKPLANE CLOCK SIGNALS



FPGA#2 SIGNALS




THE TCDS SIGNALS ON HIGH SPEED CONNECTOR #2 ARE LABELED "MIXED" BECAUSE THEY CAN EITHER BE REGULAR TCDS SIGNALS WHEN THE SM IS THE TCDS ENDPOINT, OR THEY CAN BE REPEATED TCDS SIGNALS WHEN FPGA#1 IS THE TCDS ENDPOINT.




2.03: MCU AND FPGA JTAG

THE FPGA JTAG REFERENCE IS 3.3 VOLTS.



FRONT PANEL FPGA JTAG




THE TEST POINT ON PIN 2 IS AVAILABLE FOR ADDING ANOTHER SIGNAL FROM THE SEGGER.

THE MCU CONNECTOR ON THE FRONT PANEL IS A 10-PIN 50-MIL PITCH CONNECTOR. A SEGGER MODEL 8.06.28 "50-MIL 10-PIN PATCH ADAPTER" IS USED AT THE PROGRAMMER.

THE MCU JTAG REFERENCE IS 3.3 VOLTS.

FRONT PANEL MCU JTAG

THE MCU CAN BE RUN IN "JTAG" MODE OR "ARM SWD" MODE.



THE MCU HAS INTERNAL PULLUPS ENABLED ON ALL FOUR JTAG SIGNALS. REFER TO SECTION 4.3.1 OF THE TM4C1290NCPDT MANUAL.

THE TEST POINTS ON PINS 109 AND 110 ARE AVAILABLE FOR DEBUGGING OR MEETING NEW REQUIREMENTS.

FPGA#2 JTAG BYPASS

IF THE FPGA IS INSTALLED AND PART OF THE JTAG CHAIN, INSTALL 0.0 OHM AT "IN CHAIN" SITE, AND OMIT 0.0 OHM AT "BYPASS" SITE.

IF THE FPGA IS NOT INSTALLED, INSTALL 0.0 OHM AT "BYPASS" SITE, AND OMIT 0.0 OHM AT "IN CHAIN" SITE.

BYPASS IN CHAIN

FPGA#1 JTAG BYPASS

IF THE FPGA IS INSTALLED AND PART OF THE JTAG CHAIN, INSTALL 0.0 OHM AT "IN CHAIN" SITE, AND OMIT 0.0 OHM AT "BYPASS" SITE.

IF THE FPGA IS NOT INSTALLED, INSTALL 0.0 OHM AT "BYPASS" SITE, AND OMIT 0.0 OHM AT "IN CHAIN" SITE.

BYPASS IN CHAIN


FPGA#2

FPGA#1

FP JTAG

THESE VOLTAGE TRANSLATORS CONVERT THE 1.8 VOLT LOGIC LEVEL FROM THE LAST FPGA TO THE 3.3 VOLT LOGIC LEVEL USED ON THE SM OR THE EXTERNAL PROGRAMMER.

SM JTAG




APOLLO CM v3


2.03: MCU AND FPGA JTAG

Size	Document Number	Rev
	6089-127	A
Date:	Thursday, December 28, 2023	Sheet 11 of 78

APOLLO CM v3			
Title			
2.04: MCU I/O AND POWER			
Size	Document Number		Rev
	6089-127		A
Date:	Tuesday, January 02, 2024	Sheet	12 of 78




2.05: UTILITY CLOCK




THESE CLOCKS DRIVE THE FPGA QUADS USED FOR UTILITY FUNCTIONS, LIKE THE C2C LINK TO THE SM. THEY ALSO PROVIDE A CLOCK TO THE LOGIC FABRIC.

2.06: REFCLK SYNTHESIZER R0A



APOLLO CM v3		
Title		
2.06: REFCLK SYNTHESIZER R0A		
Size	Document Number	Rev
	6089-127	A
Date:	Tuesday, January 02, 2024	Sheet 14 of 78


THE REFERENCE CLOCK 0 SYNTHESIZER "B" CAN BE DRIVEN BY A LOCAL CRYSTAL, THE OUTPUT OF SYNTHESIZER "A", THE 40 MHZ LHC CLOCK FROM THE BACKPLANE, OR THE OPTIONAL FRONT PANEL CONNECTOR. THE LHC CLOCK WOULD BE USED FOR SYSTEM-WIDE SYNCHRONOUS COMMUNICATION.




Size	Document Number 6089-127	Rev A
Date:	Tuesday, January 02, 2024	Sheet 15 of 78

2.08: REFCLK R0 FANOUT


FPGA#1 LEFT




FPGA#1 LEFT




FPGA#1 RIGHT




FPGA#1 RIGHT




FPGA#2 LEFT




FPGA#2 LEFT



FPGA#2 RIGHT



FPGA#2 RIGHT



ALL CLOCK NETWORKS USE AC COUPLED LVDS.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE 'FGS_DIFFCLK' ELECTRICAL CONSTRAINT SET.

bc = BEFORE CAPACITOR

ac = AFTER CAPACITOR

APOLLO CM v3			
Doc	2.08: REFCLK R0 FANOUT		
Size	Document Number	Rev	A
6089-127			
Date	Tuesday, January 02, 2024	Sheet	16 of 28

2.09: REFCLK SYNTHESIZER R1A

F1 QUAD AB
(TCDS QUAD)

F2 QUAD AB
(TCDS QUAD)

SYN R1B IN0

SYN R1C IN0

F1 QUAD W

F1 QUAD AF



F2 QUAD W

F2 QUAD AF

F1 QUAD L
(C2C/TCDS QUAD)

F2 QUAD L
(C2C/TCDS QUAD)

OUTPUTS 9 AND 9A MUST BE
THE SAME FREQUENCY.



ALL CLOCK NETWORKS USE AC COUPLED LVDS.

THE CLOCK NETS MUST BE ASSIGNED TO
DIFFERENTIAL PAIRS, AND MUST BE PART OF THE
"ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

bc = BEFORE CAPACITOR


ac = AFTER CAPACITOR

APOLLO CM v3		
Title		
2.09: REFCLK SYNTHESIZER R1A		
Size	Document Number	Rev
6089-127		A
Date:	Tuesday, January 02, 2024	Sheet 17 of 78

IF THE HQ_CLK OR LHC_CLK IS
AC-COUPLED ON THE SM, USE
ZERO-OHM RESISTORS ON THESE
CAPACITOR PADS.


HQ_CLK

320 MHZ IF FPGA#1 IS TCDS ENDPOINT.
40 MHZ IF SM IS TCDS ENDPOINT




OPTIONAL FRONT PANEL CONNECTOR FOR AN LVDS
EXTERNAL CLOCK.


THE CONNECTOR IS A "USB 2.0 MINI-B" STYLE.



A HI LEVEL ON THE "I2C_SEL" PIN
ENABLES I2C PROGRAMMING MODE.
THE CHIP HAS AN INTERNAL PULLUP.



ZERO-DELAY FEEDBACK
320 MHZ IF FPGA#1 IS TCDS ENDPOINT.
40 MHZ IF SM IS TCDS ENDPOINT



2.10: REFCLK SYNTHESIZER R1B

F1 QUAD U (T,U,V)

F1 QUAD AB
(TCDS QUAD)

F1 LOGIC
TCDS 40MHZ INPUT

F1 QUAD AD (AC,AD,AE)

F1 QUAD R (Q,R,S)

F1 QUAD Y (X,Y,Z)

F2 QUAD U (T,U,V)

F2 QUAD AD (AC,AD,AE)

F2 QUAD R (Q,R,S)

F2 QUAD Y (X,Y,Z)

F2 LOGIC
TCDS 40MHZ INPUT

SYN R1B IN0

TCDS RECOVERED
CLOCK
ALWAYS 40 MHZ


ZERO-DELAY FEEDBACK
320 MHZ IF FPGA#1 IS TCDS ENDPOINT.
40 MHZ IF SM IS TCDS ENDPOINT

A HI LEVEL ON THE "I2C_SEL" PIN
ENABLES I2C PROGRAMMING MODE.
THE CHIP HAS AN INTERNAL PULLUP.

I2C_SDA_SYN_R1B
I2C_SCL_SYN_R1B
/SYN_R1B_RESET

SYN_R1B_IN_SEL0
SYN_R1B_IN_SEL1

V_3V3
GND
V_3V3
GND
I2C ADDR = 0X77




ALL CLOCK NETWORKS USE AC COUPLED LVDS.

THE CLOCK NETS MUST BE ASSIGNED TO
DIFFERENTIAL PAIRS, AND MUST BE PART OF THE
"ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.


bc = BEFORE CAPACITOR

ac = AFTER CAPACITOR




APOLLO CM v3			
Title			
2.10: REFCLK SYNTHESIZER R1B			
Size	Document Number	Rev	
	6089-127	A	
Date:	Tuesday, January 02, 2024	Sheet	18 of 78

2.11: REFCLK SYNTHESIZER R1C



2.12: LEDS AND LEVEL SHIFTERS




APOLLO CM v3		
Title		
2.12: LEDS AND LEVEL SHIFTERS		
Size	Document Number	Rev
6089-127		A
Date:	Tuesday, January 02, 2024	Sheet 20 of 78

THE CROSS-CONNECT SIGNALS ON GTY CHANNEL 3 ARE USED TO TRANSFER TCDS DATA FROM THE FPGA#1 MASTER TO THE FPGA#2 SLAVE. THEY ARE NOT USED WHEN THE ZYNQ ON THE SM IS THE TCDS ENDPOINT.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

THE "AB" QUADS ARE DEDICATED TO TCDS SIGNALS. THE "L" QUADS CONTAIN BOTH TCDS AND C2C FUNCTIONS. TCDS AND C2C NETS COME FROM THE SERVICE BOARD HIGH SPEED CONNECTORS



THESE ARE NOT MECHANICAL SWITCHES. THEY ARE A COLLECTION OF PADS THAT ALLOW JUMPERS TO ROUTE SIGNALS IN THE DESIRED DIRECTION.

THE JUMPERS CAN EITHER BE ZERO-OHM RESISTORS OR 0.1 UF COUPLING CAPACITORS. THE CHOICE DEPENDS ON WHAT IS INSTALLED IN THE PATH ON THE SM.

THE "SWITCHES" ARE SHOWN IN THE "DOWN" POSITION.

IN THE "UP" POSITION, FPGA#1 IS THE TCDS ENDPOINT. THE ATCA BACKPLANE SIGNALS AND THE LOCALLY REPEATED TCDS SIGNALS ARE ALL LOCATED IN THE SAME GTY QUAD (120).

"TTC" DATA IS RECEIVED BY FPGA#1 USING THE "CON1_TCDS_IN" CONNECTION ON CHANNEL 0. "TTC-TYPE" DATA IS SENT TO FPGA#2 USING THE "TCDS_CROSS_XMIT_A" CONNECTION ON CHANNEL 3. "TTC-TYPE" DATA IS SENT TO THE ZYNQ ON THE SM USING THE "TCDS_TO_ZYNQ_A" CONNECTION ON CHANNEL 2.

"TTS-TYPE" RESPONSE DATA FROM FPGA#2 IS RECEIVED ON THE "TCDS_CROSS_RECV_A" CONNECTION ON CHANNEL 3. "TTS-TYPE" RESPONSE DATA FROM THE SM COMES IN ON THE "TCDS_FROM_ZYNQ_A" CONNECTION ON CHANNEL 2. FPGA#1 MERGES THE "TTS" RESPONSE DATA FROM THE SM AND FPGA#2, AND SENDS IT TO THE ATCA BACKPLANE USING THE "CON1_TCDS_OUT" CONNECTION ON CHANNEL 0.

IN THE "MIDDLE" POSITION, THE SM IS THE TCDS ENDPOINT. EACH FPGA HAS ITS OWN CONNECTION TO THE SM. NO CROSS CONNECTIONS BETWEEN THE TWO FPGAS ARE USED.

"TTC-TYPE" DATA IS RECEIVED BY FPGA#1 USING THE "CON1_TCDS_IN" CONNECTION ON CHANNEL 0.
"TTC-TYPE" DATA IS RECEIVED BY FPGA#2 USING THE "CON2_TCDS_MIXED_IN" / "CON2_TCDS_IN" CONNECTION ON CHANNEL 0.

"TTS-TYPE" RESPONSE DATA FROM FPGA#1 IS SENT TO THE SM USING THE "CON1_TCDS_OUT" CONNECTION ON CHANNEL 0. "TTS-TYPE" RESPONSE DATA FROM FPGA#2 IS SENT TO THE SM USING THE "CON2_TCDS_OUT" / "CON2_TCDS_MIXED_OUT" CONNECTION ON CHANNEL 0. THE SM MERGES THE "TTS" RESPONSE DATA FROM THE TWO FPGAS.

IN THE "DOWN" POSITION, FPGA#1 IS THE TCDS ENDPOINT. THE ATCA BACKPLANE SIGNALS ARE CONNECTED TO GTY QUAD 120, RELAYING THE "TTC-TYPE" DATA TO FPGA#2 AND THE SM IS DONE IN A DIFFERENT GTY QUAD, QUAD 220. THE "TTS-TYPE" RESPONSE DATA FROM FPGA#2 AND THE SM IS RECEIVED IN QUAD 220. IT IS COMBINED WITH "TTS-TYPE" DATA FROM FPGA#1 AND SENT TO THE ATCA BACKPLANE FROM QUAD 120.


"TTC" DATA IS RECEIVED BY FPGA#1 USING THE "CON1_TCDS_IN" CONNECTION ON CHANNEL 0.
"TTC-TYPE" DATA IS SENT TO FPGA#2 USING THE "TCDS_CROSS_XMIT_B" CONNECTION ON CHANNEL 3 OF QUAD 220.
"TTC-TYPE" DATA IS SENT TO THE ZYNQ ON THE SM USING THE "TCDS_TO_ZYNQ_B" CONNECTION ON CHANNEL 2 OF QUAD 220.

"TTS-TYPE" RESPONSE DATA FROM FPGA#2 IS RECEIVED ON THE "TCDS_CROSS_RECV_B" CONNECTION ON CHANNEL 3 OF QUAD 220. "TTS-TYPE" RESPONSE DATA FROM THE SM COMES IN ON THE "TCDS_FROM_ZYNQ_B" CONNECTION ON CHANNEL 2 OF QUAD 220. FPGA#1 MERGES THE "TTS" RESPONSE DATA FROM THE SM AND FPGA#2, AND SENDS IT TO THE ATCA BACKPLANE USING THE "CON1_TCDS_OUT" CONNECTION ON CHANNEL 0 OF QUAD 120.

2.13: C2C AND TCDS QUADS


THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.



APOLLO CM v3			
Title	2.13: C2C_AND_TCDS_QUADS		
Size	Document Number	Rev	
	6089-127	A	
Date:	Monday, January 01, 2024	Sheet	21 of 78

3.01: POWER MANAGEMENT M3V3



GENERAL NOTES:

V_M3V3 IS THE "MANAGEMENT" POWER, IT PROVIDES POWER TO THE POWER SEQUENCING CIRCUIT. IT IS ALWAYS ON WHEN +12V IS SUPPLIED TO THE BOARD.

UNLESS NOTED, PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

NOTES:

NOTE 1 THIS DEVICE DOES NOT REQUIRE ANY EXTERNAL INPUT CAPACITORS.

NOTE 2 THIS DEVICE DOES NOT REQUIRE ANY EXTERNAL OUTPUT CAPACITORS.

NOTE 3 UNDERVOLTAGE LOCKOUT RESISTOR
 $R = 14.81 * (6.81 / ((6.81 * V_{en}) - 18.16))$
A 4.7K RESISTOR GIVES 5.8 VOLTS MINIMUM TURNON VOLTAGE


NOTE 4 OUTPUT SETPOINT RESISTOR
 $R = 1.182 / (V_{OUT} - 0.591)$
FOR 3.3 VOLTS, R = 436 OHMS (IF R=432 THEN V=3.327)

NOTE 5 THE CURRENT SENSE RESISTOR IS A 4-WIRE DEVICE. A RESISTANCE OF 5 MILLIOHMS AND A CURRENT OF 5 AMPS WILL PRODUCE A VOLTAGE OF 25 MILLIVOLTS.

THE LDO06C REGULATOR IS RATED FOR 6 AMPS. IF MORE THAN 5 AMPS IS REQUIRED, THE SENSE RESISTOR WILL NEED TO BE LESS THAN 5 MILLIOHMS.

APOLLO CM v3			
Title			
3.01: POWER MANAGEMENT M3V3			
Size	Document Number	Rev	
	6089-127	A	
Date:	Tuesday, January 02, 2024	Sheet	22 of 78

3.02: POWER GLOBAL 3.3V AND 1.8V



SPECIFIC NOTES:

NOTE 1 THE RESISTOR ON THE "SYNC" PIN SELECTS THE SWITCHING FREQUENCY. SEE TABLE 8 OF THE LGA800 TECHNICAL REFERENCE NOTE. THE FREQUENCY CAN BE CHANGED VIA I2C. DIFFERENT FREQUENCIES ARE SELECTED FOR DIFFERENT SUPPLIES, SO THAT THEY DON'T ALL SWITCH AT THE SAME TIME. FOR 3.3V, THE FREQUENCY SHOULD BE HIGH IN ORDER TO REDUCER THE PEAK CURRENT.

OPEN CIRCUIT SELECTS 400 KHZ.

38.3K SELECTS 800 KHZ.

NOTE 2 THE RESISTOR ON THE "ADDR" PIN SELECTS THE MODULE'S I2C (OR SMBUS) ADDRESS. SEE TABLE 7 OF THE LGA800 TECHNICAL REFERENCE NOTE. SINCE EACH LGA800 IS ON A DIFFERENT I2C BUS, ADDRESSES ARE REUSED. THERE ARE RULES ABOUT 2-OUTPUT MODULES, AND 4-PHASE MASTER/S�AVE MODULES.

V_3V3/V_1V8: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_AVCC/V_F1_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F2_AVCC/V_F2_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_INT MASTER: R=12.1K -> ADDR = 0X44
V_F1_INT SLAVE: R=11K -> ADDR = 0X43
V_F2_INT MASTER: R=12.1K -> ADDR = 0X44
V_F2_INT SLAVE: R=11K -> ADDR = 0X43

NOTE 3 THE RESISTOR ON THE "ASCRCFG" PIN CONTROLS THE CHARGE MODE. SEE TABLE 10 OF THE LGA800 TECHNICAL REFERENCE NOTE.

WITHOUT PRIOR KNOWLEDGE OF THE PERFORMANCE, LEAVE THESE PINS "OPEN" FOR GAINS OF 500.

NOTE 4 THE RESISTOR ON THE "CFG" PIN SELECTS THE OPERATING MODE. SEE TABLE 9 OF THE LGA800 TECHNICAL REFERENCE NOTE.

R=11K SELECTS 2-OUTPUT @ 35A(avg)/45A(ovo) EACH.

NOTE 5 THE POWER, GOOD "PG" SIGNALS ARE, BY DEFAULT, SUPPOSED TO BE PUSH-PULL SIGNALS. THE VOLTAGE SOURCE CAN BE AS MUCH AS 6 VOLTS. IN ACTUALITY, SOME ARE PUSH-PULL AT 2.5 VOLTS AND OTHERS ARE OPEN DRAIN.

UNLESS ONE SEES UNITS THAT ARE PUSH-PULL AND PUT OUT MORE THAN 3.3 VOLTS. THE CONFIGURATION WITH A 121K PULLUP AND A 10K SERIES RESISTOR WILL SUPPORT BOTH CONFIGURATIONS. THE LOW OUTPUT WILL BE ABOUT 0.25 VOLTS, WHICH IS LOW ENOUGH FOR THE MCU. THE HIGH OUTPUT WILL BE 2.5 VOLTS FOR PUSH-PULL AND 3.3 VOLTS FOR OPEN-DRAIN.

IF THE PUSH-PULL VOLTAGE IS AS HIGH AS 6 VOLTS, THE 10K SERIES RESISTOR WILL LIMIT THE CURRENT TO LESS THAN 270 MICRO-AMPS. THIS SHOULD PROTECT THE MCU OR "AND" GATE INPUTS.

NOTE 6 THE "ENABLE" INPUTS ON THE POWER MODULES MUST BE HIGH FOR THE MODULES TO OPERATE.

THE PULLDOWN WILL HOLD THE "ENABLE" INPUT LOW, UNLESS THE DRIVER IS FORCING IT HIGH.

NOTE 7 PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.

NOTE 8 RSET = 147K FOR 3.3V
RSET = 61.9K FOR 1.8V


NOTE 9 SPREAD THESE CAPACITORS AROUND THE BOARD

GENERAL NOTES:

UNLESS NOTED, PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

APOLLO CM v3			
Title			
3.02: POWER GLOBAL 3.3V AND 1.8V			
Size	Document Number	Rev	
	6089-127	A	
Date:	Tuesday, January 02, 2024	Sheet	23 of 78

3.03: POWER FPGA#1 INTERNAL



NOTES:

- NOTE 1** THE RESISTOR ON THE "SYNC" PIN SELECTS THE SWITCHING FREQUENCY. COMMUNICATION WITH ARTESYN STATED THAT THE RESISTOR SHOULD BE OMITTED FOR 4-PHASE APPLICATIONS. THE FREQUENCY SHOULD BE PROGRAMMED VIA THE I2C CONNECTION TO 457 KHZ.
- NOTE 2** THE RESISTOR ON THE "ADDR" PIN SELECTS THE MODULE'S I2C (OR SMBUS) ADDRESS. SEE TABLE 7 OF THE LGA80D TECHNICAL REFERENCE NOTE, SINCE EACH LGA80D IS ON A DIFFERENT I2C BUS, ADDRESSES ARE REUSED. THERE ARE RULES ABOUT 2-OUTPUT MODULES, AND 4-PHASE MASTER/SLAVE MODULES.
- V 3V3/V 1V8: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_AVCC/V_F1_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F2_AVCC/V_F2_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_INT MASTER: R=12.1K -> ADDR = 0X44
V_F1_INT SLAVE: R=11K -> ADDR = 0X43
V_F2_INT MASTER: R=12.1K -> ADDR = 0X44
V_F2_INT SLAVE: R=11K -> ADDR = 0X43
- NOTE 3** THE RESISTOR ON THE "ASRCFG" PIN CONTROLS THE CHARGE MODE. SEE TABLE 10 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- ARTESYN COMMUNICATION SPECIFIED 10K.
- NOTE 4** THE RESISTOR ON THE "CFG" PIN SELECTS THE OPERATING MODE. SEE TABLE 9 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- ARTESYN COMMUNICATION SPECIFIED 110K ON THE MASTER AND 121K ON THE SLAVE FOR 4-PHASE @ 45A(av)/50A(ovc) EACH.

APOLLO CM v3

3.03: POWER FPGA#1 INTERNAL

Size Document Number
6089-127


Date: Tuesday, January 02, 2024 Sheet 24 of 78

Rev A

3.04: POWER FPGA#1 GTY TRANSCEIVER

V_F1_AVCC = 0.9 V

V_F1_AVTT = 1.2 V



SPECIFIC NOTES:

- NOTE 1** THE RESISTOR ON THE "SYNC" PIN SELECTS THE SWITCHING FREQUENCY. SEE TABLE 8 OF THE LGA80D TECHNICAL REFERENCE NOTE. THE FREQUENCY CAN BE CHANGED VIA I2C. DIFFERENT FREQUENCIES ARE SELECTED FOR DIFFERENT SUPPLIES, SO THAT THEY DON'T ALL SWITCH AT THE SAME TIME.
- OPEN CIRCUIT SELECTS 400 KHZ.
- NOTE 2** THE RESISTOR ON THE "ADDR" PIN SELECTS THE MODULE'S I2C (OR SMBUS) ADDRESS. SEE TABLE 7 OF THE LGA80D TECHNICAL REFERENCE NOTE. SINCE EACH LGA80D IS ON A DIFFERENT I2C BUS, ADDRESSES ARE REUSED. THERE ARE RULES ABOUT 2-OUTPUT MODULES, AND 4-PHASE MASTER/S�AVE MODULES.
- V_3V3/V_1V8: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_AVCC/V_F1_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F2_AVCC/V_F2_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_INT MASTER: R=12.1K -> ADDR = 0X44
V_F1_INT SLAVE: R=11K -> ADDR = 0X43
V_F2_INT MASTER: R=12.1K -> ADDR = 0X44
V_F2_INT SLAVE: R=11K -> ADDR = 0X43
- NOTE 3** THE RESISTOR ON THE "ASCRCFG" PIN CONTROLS THE CHARGE MODE. SEE TABLE 10 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- WITHOUT PRIOR KNOWLEDGE OF THE PERFORMANCE, LEAVE THESE PINS "OPEN" FOR GAINS OF 500.
- NOTE 4** THE RESISTOR ON THE "CFG" PIN SELECTS THE OPERATING MODE. SEE TABLE 9 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- R=12.1K SELECTS 2-OUTPUT @ 45A(avg)/50A(ovc) EACH.
- NOTE 5** THE POWER GOOD "PG" SIGNALS ARE, BY DEFAULT, SUPPOSED TO BE PUSH-PULL SIGNALS. THE VOLTAGE SOURCE CAN BE AS MUCH AS 6 VOLTS. IN ACTUALITY, SOME ARE PUSH-PULL AT 2.5 VOLTS AND OTHERS ARE OPEN DRAIN.
- UNLESS ONE SEES UNITS THAT ARE PUSH-PULL AND PUT OUT MORE THAN 3.3 VOLTS, THE CONFIGURATION WITH A 121K PULLUP AND A 10K SERIES RESISTOR WILL SUPPORT BOTH CONFIGURATIONS. THE LOW OUTPUT WILL BE ABOUT 0.25 VOLTS, WHICH IS LOW ENOUGH FOR THE MCU. THE HIGH OUTPUT WILL BE 2.5 VOLTS FOR PUSH-PULL AND 3.3 VOLTS FOR OPEN-DRAIN.
- IF THE PUSH-PULL VOLTAGE IS AS HIGH AS 6 VOLTS, THE 10K SERIES RESISTOR WILL LIMIT THE CURRENT TO LESS THAN 270 MICRO-AMPS. THIS SHOULD PROTECT THE MCU OR "AND" GATE INPUTS.
- NOTE 6** THE "ENABLE" INPUTS ON THE POWER MODULES MUST BE HIGH FOR THE MODULES TO OPERATE.
- THE PULLDOWN WILL HOLD THE "ENABLE" INPUT LOW, UNLESS THE DRIVER IS FORCING IT HIGH.
- NOTE 7** PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.
- NOTE 8** RSET = 17.8K FOR 0.9V
RSET = 31.6K FOR 1.2V
- NOTE 9** THE CURRENT SENSE RESISTOR IS A 4-WIRE DEVICE. A RESISTANCE OF 10 MILLIOHMS AND A CURRENT OF 2.5 AMPS WILL PRODUCE A VOLTAGE OF 25 MILLIVOLTS.
- THE LT1764 REGULATOR IS RATED FOR 3 AMPS. IF MORE THAN 2.5 AMPS IS REQUIRED, THE SENSE RESISTOR WILL NEED TO BE LESS THAN 10 MILLIOHMS.
- NOTE 10** IF THE CAPACITOR IS OMITTED, THE DURATION OF THE RESET SIGNAL WILL BE 20 MSEC. A CAPACITOR WILL ALLOW A RESET DURATION BETWEEN 1.25 MSEC AND 10 SEC.

GENERAL NOTES:


ACCORDING TO THE XILINX POWER ESTIMATOR, IF ALL 128 GTYS ARE RUNNING AT 25 GBPS. THE MAXIMUM CURRENT DRAWS WILL BE:
GTY_AVCC = 11.5 AMPS
GTY_AVTT = 30 AMPS
GTY_VCCAUX = 2.5 AMPS

PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

APOLLO CM v3


Title		
3.04: POWER FPGA#1 GTY TRANSCEIVER		
Size	Document Number	Rev
	6089-127	A
Date:	Tuesday, January 02, 2024	Sheet 25 of 78

3.05: POWER FPGA#2 INTERNAL



APOLLO CM v3		
Title		
3.05: POWER FPGA#2 INTERNAL		
Size	Document Number	Rev
	6089-127	A
Date:	Tuesday, January 02, 2024	Sheet 26 of 78

3.06: POWER FPGA#2 GTY TRANSCEIVER



SPECIFIC NOTES:

- NOTE 1** THE RESISTOR ON THE "SYNC" PIN SELECTS THE SWITCHING FREQUENCY. SEE TABLE 8 OF THE LGA800 TECHNICAL REFERENCE NOTE. THE FREQUENCY CAN BE CHANGED VIA I2C. DIFFERENT FREQUENCIES ARE SELECTED FOR DIFFERENT SUPPLIES, SO THAT THEY DON'T ALL SWITCH AT THE SAME TIME.
- OPEN CIRCUIT SELECTS 400 KHZ.
23.7K SELECTS 457 KHZ.
- NOTE 2** THE RESISTOR ON THE "ADDR" PIN SELECTS THE MODULE'S I2C (OR SMBUS) ADDRESS. SEE TABLE 7 OF THE LGA800 TECHNICAL REFERENCE NOTE. SINCE EACH LGA800 IS ON A DIFFERENT I2C BUS, ADDRESSES ARE REUSED. THERE ARE RULES ABOUT 2-OUTPUT MODULES, AND 4 -PHASE MASTER/SLAVE MODULES.
- V_3V3/V_1V8: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_AVCC/V_F1_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F2_AVCC/V_F2_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_INT MASTER: R=12.1K -> ADDR = 0X44
V_F1_INT SLAVE: R=11K -> ADDR = 0X43
V_F2_INT MASTER: R=12.1K -> ADDR = 0X44
V_F2_INT SLAVE: R=11K -> ADDR = 0X43
- NOTE 3** THE RESISTOR ON THE "ASCRCFG" PIN CONTROLS THE CHARGE MODE. SEE TABLE 10 OF THE LGA800 TECHNICAL REFERENCE NOTE.
- WITHOUT PRIOR KNOWLEDGE OF THE PERFORMANCE, LEAVE THESE PINS "OPEN" FOR GAINS OF 500.
- NOTE 4** THE RESISTOR ON THE "CFG" PIN SELECTS THE OPERATING MODE. SEE TABLE 9 OF THE LGA800 TECHNICAL REFERENCE NOTE.
- R=12.1K SELECTS 2-OUTPUT @ 45A(avg)/50A(ovc) EACH.
- NOTE 5** THE POWER GOOD "PG" SIGNALS ARE, BY DEFAULT, SUPPOSED TO BE PUSH-PULL SIGNALS. THE VOLTAGE SOURCE CAN BE AS MUCH AS 6 VOLTS. IN ACTUALITY, SOME ARE PUSH-PULL AT 2.5 VOLTS AND OTHERS ARE OPEN DRAIN.
- UNLESS ONE SEES UNITS THAT ARE PUSH-PULL AND PUT OUT MORE THAN 3.3 VOLTS, THE CONFIGURATION WITH A 121K PULLUP AND A 10K SERIES RESISTOR WILL SUPPORT BOTH CONFIGURATIONS. THE LOW OUTPUT WILL BE ABOUT 0.25 VOLTS, WHICH IS LOW ENOUGH FOR THE MCU. THE HIGH OUTPUT WILL BE 2.5 VOLTS FOR PUSH-PULL AND 3.3 VOLTS FOR OPEN-DRAIN.
- IF THE PUSH-PULL VOLTAGE IS AS HIGH AS 6 VOLTS, THE 10K SERIES RESISTOR WILL LIMIT THE CURRENT TO LESS THAN 270 MICRO-AMPS. THIS SHOULD PROTECT THE MCU OR "AND" GATE INPUTS.
- NOTE 6** THE "ENABLE" INPUTS ON THE POWER MODULES MUST BE HIGH FOR THE MODULES TO OPERATE.
- THE PULLDOWN WILL HOLD THE "ENABLE" INPUT LOW, UNLESS THE DRIVER IS FORCING IT HIGH.
- NOTE 7** PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.
- NOTE 8** RSET = 17.8K FOR 0.9V
RSET = 31.6K FOR 1.2V
- NOTE 9** THE CURRENT SENSE RESISTOR IS A 4-WIRE DEVICE. A RESISTANCE OF 10 MILLIOHMS AND A CURRENT OF 2.5 AMPS WILL PRODUCE A VOLTAGE OF 25 MILLIVOLTS.
- THE LT1764 REGULATOR IS RATED FOR 3 AMPS. IF MORE THAN 2.5 AMPS IS REQUIRED, THE SENSE RESISTOR WILL NEED TO BE LESS THAN 10 MILLIOHMS.
- NOTE 10** IF THE CAPACITOR IS OMITTED, THE DURATION OF THE RESET SIGNAL WILL BE 20 MSEC. A CAPACITOR WILL ALLOW A RESET DURATION BETWEEN 1.25 MSEC AND 10 SEC.

GENERAL NOTES:



ACCORDING TO THE XILINX POWER ESTIMATOR, IF ALL 128 GTYS ARE RUNNING AT 25 GBPS. THE MAXIMUM CURRENT DRAWS WILL BE:

GTY_AVCC = 11.5 AMPS
GTY_AVTT = 30 AMPS
GTY_VCCAUX = 2.5 AMPS


PLACE ALL OF THE CAPACITORS ON THIS SHEET
NEAR THE ASSOCIATED REGULATOR

APOLLO CM v3			
Title			
3.06: POWER FPGA#2 GTY TRANSCEIVER			
Size	Document Number		Rev
	6089-127		A
Date:	Tuesday, January 02, 2024	Sheet	27 of 78

3.07: POWER FOR FF X12 XMIT




THE TPS73601 REGULATORS ARE SET FOR 3.74 VOLTS. THE LABELS ALL CALL IT 3.8 VOLTS.



- NOTE 1 THE LDO06C DOES NOT REQUIRE ANY EXTERNAL INPUT OR OUTPUT CAPACITORS.
- NOTE 2 THE LDO06C IS ENABLED AT THE SAME TIME AS THE BOARD-WIDE 3.3V SUPPLY.
- NOTE 3 LDO06C OUTPUT SETPOINT RESISTOR
 $R = 1.182 / (V_{OUT} - 0.591)$
 FOR 4.0 VOLTS, $R = 0.347$ KOHMS
- NOTE 4 THE MONITORING CHIP EXPECTS 1.8 VOLTS AT THE INPUT, SO THE 4.0 VOLTS IS DIVIDED.
- NOTE 5 THE CURRENT SENSE RESISTOR IS A 4-WIRE DEVICE. A RESISTANCE OF 5 MILLIOHMS AND A CURRENT OF 5 AMPS WILL PRODUCE A VOLTAGE OF 25 MILLIVOLTS.
- NOTE 6 THE LDO06C REGULATOR IS RATED FOR 6 AMPS. IF MORE THAN 5 AMPS IS REQUIRED, THE SENSE RESISTOR WILL NEED TO BE LESS THAN 5 MILLIOHMS.
- NOTE 7 V_4V0 IS ONLY CONNECTED ON THIS PAGE, EXCEPT FOR MEASURING BY THE MCU ADC.
- NOTE 8 THE TPS73601 REGULATOR SHOULD NOT BE ENABLED UNTIL THE FIREFLY TRANSMITTER TYPE HAS BEEN DETERMINED AND THE VOLTAGE SWITCH IS FOUND TO BE IN THE CORRECT POSITION.
- NOTE 9 PULLDOWNS ARE NEEDED ON THE CONTROL INPUTS, SINCE THE I2C DRIVER DEVICES NEED TO BE CONFIGURED AS OUTPUTS BEFORE THEY CAN CONTROL THE LOGIC LEVEL. THE I2C DRIVERS HAVE A BUILT-IN 100K PULLUP.
- NOTE 10 THE TPS73601 OUTPUT VOLTAGE IS CALCULATED BY:
 $V_{OUT} = 1.204 * ((R_{top} + R_{bot}) / R_{bot})$
 IF $R_{top} = 59.0k$ AND $R_{bot} = 28k$, THEN $V_{OUT} = 3.74$ V
- NOTE 11 THE SWITCH IS SHOWN IN THE POSITION TO PROVIDE 3.8 VOLTS TO THE FIREFLY TRANSMITTER. THE "V_3V8_SEL" SIGNAL WILL BE HIGH.
- UNLESS NOTED, PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

3.08: VOLT, CUR, TEMP MEASURE

TEST POINTS TO
MEASURE VOLTAGES




U70-5
TM4C1290NCPDT_NEW

AIN_0 VREF+
AIN_1 VDDA
AIN_2 GND
AIN_3
AIN_4
AIN_5
AIN_6
AIN_7
AIN_8
AIN_9
AIN_10
AIN_11
AIN_12
AIN_13
AIN_14
AIN_15
AIN_16
AIN_17
AIN_18
AIN_19

THE VALUE OF "MCU_VREF" SETS THE VOLTAGE THAT WILL CORRESPOND TO THE ADC FULL SCALE VALUE OF 4095. THE MINIMUM VOLTAGE IS 2.4 VOLTS.

THIS DESIGN USES 2.5 VOLTS FOR FULL SCALE.



THESE ARE TEST POINTS FOR "GND", DISTRIBUTED ACROSS THE BOARD.

THE ANTI-ALIASING CUTOFF FREQUENCY IS 15.9 KHZ

A 16 MHZ ADC CLOCK PROVIDES A SAMPLING RATE OF 1 MEGA-SAMPLES PER SECOND. IF ALL 20 ADC CHANNELS ARE USED, THE SAMPLE RATE PER CHANNEL IS 50 KILO-SAMPLES PER SECOND, AND THE NYQUIST FREQUENCY IS 25 KHZ.

THE MAXIMUM SOURCE IMPEDANCE FEEDING THE ADC INPUTS IS 500 OHMS.

APOLLO CM v3

3.08: VOLT, CUR, TEMP MEASURE


Size Document Number
6089-127

Date: Tuesday, January 02, 2024

Sheet 29 of 78

Rev
A


3.09: POWER CONTROL



THE ACTIVE-HI "ENABLE" SIGNALS WILL ONLY BE ASSERTED WHEN V_M3V3 IS PRESENT AND THE CONTROLLER OUTPUT IS HIGH. OTHERWISE, PULLDOWN RESISTORS ON THE GATE INPUT AND THE POWER MODULE INPUT WILL KEEP THE ENABLE SIGNALS LOW.

APOLLO CM v3		
Title		
3.09: POWER CONTROL		
Size	Document Number	Rev
	6089-127	A
Date:	Tuesday, January 02, 2024	Sheet 30 of 78

4.01: I2C CONTROLLER



PWR I2C

CLOCKS I2C


FPGA#2 OPTICS I2C

FPGA#1 OPTICS I2C

FPGA I2C

THIS EEPROM IS FOR STORING UNCHANGING INFORMATION, LIKE SERIAL NUMBERS OR OTHER BOARD IDENTIFIERS. IT ALSO CONTAINS CONFIGURATION FILES FOR THE SI5395 SYNTHESIZERS.

THE EEPROM IS CONNECTED TO THE I2C BUS THAT RUNS THE CLOCKING CHIPS.



R/W I2C ADDR = 0X50

SEC/CONF I2C ADDR = 0X58

24CS512 I2C ADDRESS:
EEPROM READ OR WRITE
1 0 1 0 A2 A1 A0
RANGE: 0X50 TO 0X57
SECURITY OR CONFIGURATION REGISTER
1 0 1 1 A2 A1 A0
RANGE 0X58 TO 0X5F

INSTALL A ZERO-OHM JUMPER TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER TO SET AN ADDRESS BIT TO '1'.

APOLLO CM v3

4.01: I2C CONTROLLER

Size Document Number
6089-127


Date: Tuesday, January 02, 2024

Sheet 31 of 78

Rev
A

4.02: I2C POWER CONTROL

POWER THE PULLUPS AND THE BUFFERS FROM V_M3V3 SO THAT THE I2C BUS WILL WORK WHILE CONTROLLING THE REGULAR V_3V3 SUPPLY.



I2C ADDR = 0X70

TCA9548A I2C ADDRESS:
READ OR WRITE
1 1 1 0 A2 A1 A0
RANGE: 0X70 TO 0X77

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.

APOLLO CM v3

4.02: I2C POWER CONTROL

6089-127


Date: Tuesday, January 02, 2024

Sheet 32 of 78

Rev A

4.03: I2C CLOCK CONTROL

THE CLOCK SYNTHESIZER HAS
INTERNAL I2C PULLUPS. THESE
CAN BE DNI.




I2C ADDR = 0X70


TCA9548A I2C ADDRESS:
READ OR WRITE
1 1 1 0 A2 A1 A0
RANGE: 0X70 TO 0X77

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.



I2C ADDR = 0X20



I2C ADDR = 0X21

TCA9555 I2C ADDRESS:
READ OR WRITE
0 1 0 0 A2 A1 A0
RANGE: 0X20 TO 0X27

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.


OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.
RANGE: 0X30 TO 0X37

APOLLO CM v3

Title		
4.03: I2C CLOCK CONTROL		
Size	Document Number	Rev
	6089-127	A
Date:	Sheet	
Tuesday, January 02, 2024	33 of 78	

4.04: I2C FPGA INTERNALS

THE SYSTEM MONITOR I2C PORTS ON THE FPGAS USE AN I/O VOLTAGE OF 1.8 VOLTS. THE TCA9548A ACTS AS A LEVEL SHIFTER (WHEN POWERED FROM THE LOWER VOLTAGE), AS WELL AS A BUS SWITCH. THE FPGA SIGNAL PULLUPS CONNECT TO 1.8 VOLTS. THE RECOMMENDED PULLUP IS 10K.



I2C ADDR = 0X70

TCA9548A I2C ADDRESS:
READ OR WRITE
1 1 1 0 A2 A1 A0
RANGE: 0X70 TO 0X77

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.

THE SYSMON I2C PORTS CONNECT TO THE SYSMON MODULE PINS ON THE FPGAS. THE SYSMON MODULES ARE AVAILABLE WHENEVER THE FPGAS ARE POWERED. THE FPGAS DO NOT HAVE TO BE CONFIGURED.

THE GENERIC I2C PORTS CONNECT TO I2C MODULES THAT ARE LOADED AS PART OF THE CONFIGURATION PROCESS. THEY ARE NOT AVAILABLE BEFORE THE FPGA HAS BEEN CONFIGURED.

THE GENERIC MODULES HAVE MORE CAPABILITY THAN THE SYSMON MODULES.

A2	A1	A0	I2C BUS SLAVE ADDRESS
L	L	L	112 (decimal), 70 (hexadecimal)
L	L	H	113 (decimal), 71 (hexadecimal)
L	H	L	114 (decimal), 72 (hexadecimal)
L	H	H	115 (decimal), 73 (hexadecimal)
H	L	L	116 (decimal), 74 (hexadecimal)
H	L	H	117 (decimal), 75 (hexadecimal)
H	H	L	118 (decimal), 76 (hexadecimal)
H	H	H	119 (decimal), 77 (hexadecimal)

APOLLO CM v3


4.04: I2C FPGA INTERNALS

Document Number
6089-127

Date: Tuesday, January 02, 2024 Sheet 34 of 78

Rev
A


4.05: I2C FPGA#1 OPTICS



I2C REGISTER PIN ASSIGNMENTS ARE SCRAMBLED COMPARED TO PREVIOUS CM VERSIONS


APOLLO CM v3		
Title		
4.05: I2C FPGA#1 OPTICS		
Size	Document Number	Rev
	6089-127	A
Date:	Tuesday, January 02, 2024	Sheet 35 of 78

I2C REGISTER PIN ASSIGNMENTS ARE SCRAMBLED COMPARED TO PREVIOUS CM VERSIONS



The diagram illustrates a complex PCB layout with the following components and connections:

- U77-1: FPGA VU13P A2577**
 - Components: A13, A16, A17, A18, A21, A26, A31, A34, A35, A36, A39, A4, A43, A45, A48, A7, A9, AA12, AA14, AA16, AA18, AA20, AA22, AA24, AA26, AA28, AA3, AA30, AA32, AA34, AA36, AA38, AA4, AA40, AA43, AA47, AA48, AA49, AA5, AA9, AB1, AB10, AB15, AB17, AB19, AB2, AB21, AB23, AB25, AB27, AB29, AB31, AB33, AB35, AB37, AB38, AB42, AB45, AB47, AB5, AB50, AB51, AB7, AC14, AC16, AC18, AC20, AC22, AC24, AC26, AC28, AC3, AC30, AC32, AC34, AC36, AC38, AC39, AC4, AC44, AC47, AC48, AC49, AC5, AC8, AD1, AD11, AD12, AD15, AD17, AD19, AD2, AD21, AD23, AD25, AD27, AD29, AD31, AD33, AD35, AD41, AD46, AD5, AD50, AD51, AD6.
- U77-2: FPGA VU13P A2577**
 - Components: AJ49, AJ5, AJ9, AK1, AK5, AK10, AK15, AK17, AK2, AK21, AK23, AK25, AK27, AK29, AK3, AK33, AK35, AK37, AK38, AK42, AK45, AK47, AK5, AK50, AK51, AK7, AL12, AL14, AL16, AL18, AL20, AL22, AL24, AL26, AL28, AL3, AL30, AL32, AL34, AL36, AL38, AL4, AL40, AL44, AL47, AL48, AL49, AL5, AL8, AM1, AM11, AM15, AM17, AM19, AM2, AM21, AM23, AM25, AM27, AM29, AM31, AM33, AM35, AM37, AM38, AM41, AM46, AM47, AM5, AM50, AM51, AM56, AM6, AM12, AM14, AM16, AM18, AM20, AM22, AM24, AM26, AM28, AM30, AM32, AM34, AM36, AM38, AM40, AM42, AM44, AM46, AM48, AM50, AM52, AM54, AM56, AM58, AM60, AM62, AM64, AM66, AM68, AM70, AM72, AM74, AM76, AM78, AM80, AM82, AM84, AM86, AM88, AM90, AM92, AM94, AM96, AM98, AM100.
- U77-3: FPGA VU13P A2577**
 - Components: BG12, BG16, BG17, BG18, BG21, BG28, BG3, BG31, BG34, BG35, BG36, BG4, BG40, BG44, BG45, BG48, BG49, BG5, BG53, BG54, BG55, BG56, BG57, BG58, BG59, BG60, BG61, BG62, BG63, BG64, BG65, BG66, BG67, BG68, BG69, BG70, BG71, BG72, BG73, BG74, BG75, BG76, BG77, BG78, BG79, BG80, BG81, BG82, BG83, BG84, BG85, BG86, BG87, BG88, BG89, BG90, BG91, BG92, BG93, BG94, BG95, BG96, BG97, BG98, BG99, BG100.
- U77-4: FPGA VU13P A2577**
 - Components: C31, C34, C35, C36, C37, C38, C39, C40, C44, C45, C46, C47, C48, C49, C50, C51, C52, C53, C54, C55, C56, C57, C58, C59, C60, C61, C62, C63, C64, C65, C66, C67, C68, C69, C70, C71, C72, C73, C74, C75, C76, C77, C78, C79, C80, C81, C82, C83, C84, C85, C86, C87, C88, C89, C90, C91, C92, C93, C94, C95, C96, C97, C98, C99, C100.
- U77-5: FPGA VU13P A2577**
 - Components: H35, H36, H37, H38, H39, H40, H41, H42, H43, H44, H45, H46, H47, H48, H49, H50, H51, H52, H53, H54, H55, H56, H57, H58, H59, H60, H61, H62, H63, H64, H65, H66, H67, H68, H69, H70, H71, H72, H73, H74, H75, H76, H77, H78, H79, H80, H81, H82, H83, H84, H85, H86, H87, H88, H89, H90, H91, H92, H93, H94, H95, H96, H97, H98, H99, H100.





5.02: FPGA#1 POWER INTERNAL

VCCINT MUST BE 0.85V.



VCCINT_IO MUST BE CONNECTED
TO VCC_INT (0.85V).

VCCINT_IO MUST BE CONNECTED
TO VCC_INT (0.85V).



VCCBRAM CAN BE CONNECTED
TO VCC_INT (0.85V).




VCCAUX_IO MUST BE
CONNECTED TO VCCAUX (1.8V).



BYPASS CAPACITOR VALUES AND QUANTITIES FROM
"UG583 UltraScale Architecture PCB Design"

APOLLO CM v3			
Title			
5.02: FPGA#1 POWER INTERNAL			
Size	Document Number	Rev	
	6089-127	A	
Date:	Friday, December 29, 2023	Sheet	38 of 78

5.03: FPGA#1 GTY TRANSCEIVER POWER




REFER TO THE GTY USER GUIDE FOR DETAILS ON TRACE ROUTING FOR THE MGTTRREF RESISTOR.

PLACE CAPACITORS AND RESISTORS THAT ARE ON THIS SHEET NEAR THE BGA PINS.

APOLLO CM v3			
Title			
5.03: FPGA#1 GTY TRANSCEIVER POWER			
Size	Document Number	Rev	
	6089-127	A	
Date:	Tuesday, January 02, 2024	Sheet	39 of 78

5.04: FPGA#1 CONFIGURATION




5.05: FPGA#1 SYSTEM MONITOR

FOR THE VU9P, THE MASTER SLR INDEX IS SLR1, AND THE SLAVE SLR INDEX ARE SLR0 AND SLR2.

FOR THE VU13P, THE MASTER SLR INDEX IS SLR1, AND THE SLAVE SLR INDEX ARE SLR0, SLR2, AND SLR3.

ONLY THE MASTER SLR IS ACCESSABLE FROM THE I2C CONNECTIONS.




THE LTC2997H RANGE IS FROM -40C TO +125C.

THE OUTPUT IS NOMINALLY 4 MILLIVOLTS PER DEGREE KELVIN. THIS IS FOR A DIODE WITH AN IDEALITY FACTOR OF 1.004.

THE XILINX FPGA HAS AN IDEALITY FACTOR OF 1.026. THEREFORE, THE VOLTAGE HAS TO BE SCALED BY $(1.004/1.026)$, OR 0.978558.

5.06 FPGA#1 I/O SLR0



THE SYSTEM MONITOR I2C PORTS ON THE
FPGAS USE AN I/O VOLTAGE OF 1.8 VOLTS. THE
TCA9548A ACTS AS A LEVEL SHIFTER AS WELL
AS A BUS SWITCH. THE FPGA SIGNAL PULLUPS
CONNECT TO 1.8 VOLTS.

I2C_SDA_F1_SYSMON [4]
I2C_SCL_F1_SYSMON [4]

BANK 65 CONTAINS MANY DUAL-FUNCTION
PINS THAT CAN BE USED DURING
CONFIGURATION. THOSE PINS WILL BE
MARKED AS "NO CONNECT" AND SHOULD
NOT BE USED FOR NORMAL LOGIC.

GND R352
240
0402

U77-17
FPGA_VU13P_A2577

BD15 VCCO_65
BD16 VCCO_65
BC16 VCCO_65
BD17 VCCO_65
BC17 VCCO_65
BB17 VCCO_65
BA18 VCCO_65
BA19 VCCO_65
BC18 VCCO_65
BC19 VCCO_65
AW15 VCCO_65
AV16 VCCO_65
BA15 VCCO_65
AY15 VCCO_65
AV17 VCCO_65
AU17 VCCO_65
AY16 VCCO_65
AW16 VCCO_65
BA17 VCCO_65
AY17 VCCO_65
AY18 VCCO_65
AW18 VCCO_65
AV19 VCCO_65
AW19 VCCO_65
AW20 VCCO_65
AT18 VCCO_65
AR18 VCCO_65
AU20 VCCO_65
AU21 VCCO_65
AT19 VCCO_65
AT20 VCCO_65
AV21 VCCO_65
AV22 VCCO_65
BA20 VCCO_65
AY20 VCCO_65
BB19 VCCO_65
BB20 VCCO_65
AY21 VCCO_65
AW21 VCCO_65
BD19 VCCO_65
BD20 VCCO_65
BA22 VCCO_65
AY22 VCCO_65
BC21 VCCO_65
BB21 VCCO_65
BB15 VCCO_65
AV18 VCCO_65
AU22 VCCO_65
BD21 VCCO_65

AR19 VCCO_65
AV20 VCCO_65
AW17 VCCO_65
BA21 VCCO_65
BB18 VCCO_65
BC15 VCCO_65
AR20 VCCO_65
R379 1K
0402

V_1V8

F1 LOGIC
TCDS 40MHZ INPUT

ac_nF1_TCDS40_CLK [4]
ac_pF1_TCDS40_CLK [4]
ac_nF1_XTAL_200 [4]
ac_pF1_XTAL_200 [4]

U77-55
FPGA_VU13P_A2577

AR16 IO_L11N_T1U_N9_GC_66
AR17 IO_L11P_T1U_N8_GC_66
AU16 IO_L12N_T1U_N11_GC_66
AT17 IO_L12P_T1U_N10_GC_66
AT15 IO_T0U_N12_VRP_66
AU15 IO_T3U_N12_66

VCCO_66
VREF_66
AT16 V_1V8
AR15 R353 1K 0402

APOLLO CM v3

5.07 FPGA#1 I/O SLR1

6089-127

Date: Tuesday, January 02, 2024

Sheet

43


of

78

Rev

A

APOLLO CM v3			
Title			
5.08: FPGA#1 I/O SLR2			
Size	Document Number		Rev
	6089-127		A
Date:	Tuesday, January 02, 2024	Sheet 44 of 76	




PIN B29 IS PULLED HIGH ON FPGA#1 AND IS TIED TO GND ON FPGA#2. IT ALLOWS THE FIRMWARE TO KNOW WHICH FPGA IT IS RUNNING IN.

THE "F2F1_SPARE" SIGNALS ARE OUTPUTS FROM F2 AND INPUTS TO F1.
THE "F1F2_SPARE" SIGNALS ARE OUTPUTS FROM F1 AND INPUTS TO F2.
THEY ARE INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS BETWEEN
THE TWO FPGAS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.

THE "_SPARE2" SIGNALS ARE CONNECTED TO CLOCK INPUT PINS ON THE FPGA

5.09: FPGA#1 I/O SLR3

THE "F1_HDRnn" SIGNALS ARE CONNECTED FROM THE FPGA TO PADS ON THE BOTTOM SIDE OF THE BOARD. A 20-PIN HEADER CAN BE ATTACHED. THESE SIGNALS ARE FOR DEBUGGING, OR FUTURE USE. HDR01 AND HDR02 ARE CONNECTED TO CLOCK-CAPABLE INPUTS.



APOLLO CM v3

5.09: FPGA#1 I/O SLR3

6089-127

Date: Tuesday, January 02, 2024 Sheet 45 of 78


5.10: FPGA#1 TEST CONNECTOR

THIS CONNECTOR IS LOCATED ON THE FRONT PANEL. IT IS A RE-PURPOSED 19-PIN HDMI CONNECTOR. IT WAS CHOSEN BECAUSE THE PINS ARE RECESSED AND CANNOT BE TOUCHED, AND BECAUSE THE STANDARD CABLES OFFER 5 HIGH-SPEED SHIELDED PAIRS AND 4 UNCOMMITTED WIRES.



TWO UNCOMMITTED WIRES ARE USED FOR SINGLE-ENDED SIGNALS, ONE FOR 3.3 VOLTS, AND ONE FOR GND.

THE CONNECTOR SITE IS INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.

THE "F1_TEST_CONN_0" SIGNAL IS CONNECTED TO GLOBAL CLOCK CAPABLE INPUT PINS.



PIN ASSIGNMENT



ANY FPGA GND PIN CAN BE USED.

Size	Document Number 6089-127
------	------------------------------------

Rev
A

6.02: FPGA#2 POWER INTERNAL

VCCINT MUST BE 0.85V.



U78-6
FPGA_VU13P_A2577

VCCINT_IO MUST BE CONNECTED
TO VCC_INT (0.85V).

U78-7
FPGA_VU13P_A2577

VCCBRAM CAN BE CONNECTED
TO VCC_INT (0.85V).


VCCAUX_IO MUST BE
CONNECTED TO VCCAUX (1.8V).



BYPASS CAPACITOR VALUES AND QUANTITIES FROM
"UG583 UltraScale Architecture PCB Design"

APOLLO CM v3			
Title			
6.02: FPGA#2 POWER INTERNAL			
Size	Document Number		Rev
	6089-127		A
Date:	Saturday, December 30, 2023	Sheet	48 of 78

6.03: FPGA#2 GTY TRANSCEIVER POWER




REFER TO THE GTY USER GUIDE FOR DETAILS ON TRACE ROUTING FOR THE MGTREF RESISTOR.


PLACE CAPACITORS AND RESISTORS THAT ARE ON THIS SHEET NEAR THE BGA PINS.

APOLLO CM v3			
Title			
6.03: FPGA#2 GTY TRANSCEIVER POWER			
Size	Document Number	Rev	
	6089-127	A	
Date:	Tuesday, January 02, 2024	Sheet	49 of 78


6.04: FPGA#2 CONFIGURATION



6.05: FPGA#2 SYSTEM MONITOR




APOLLO CM v3			
Title			
6.06 FPGA#2 I/O SLR0			
Size	Document Number	Rev	
	6089-127	A	
Date:	Tuesday, January 02, 2024	Sheet	52 of 78




THE SYSTEM MONITOR I2C PORTS ON THE
FPGAS USE AN I/O VOLTAGE OF 1.8 VOLTS. THE
TCA9548A ACTS AS A LEVEL SHIFTER AS WELL
AS A BUS SWITCH. THE FPGA SIGNAL PULLUPS
CONNECT TO 1.8 VOLTS.

BANK 65 CONTAINS MANY DUAL-FUNCTION
PINS THAT CAN BE USED DURING
CONFIGURATION. THOSE PINS WILL BE
MARKED AS "NO CONNECT" AND SHOULD
NOT BE USED FOR NORMAL LOGIC.




6.08: FPGA#2 I/O SLR2



6.09: FPGA#2 I/O SLR3

THE "F2_HDRnn" SIGNALS ARE CONNECTED FROM THE FPGA TO PADS ON THE BOTTOM SIDE OF THE BOARD. A 20-PIN HEADER CAN BE ATTACHED. THESE SIGNALS ARE FOR DEBUGGING, OR FUTURE USE. HDR01 AND HDR02 ARE CONNECTED TO CLOCK-CAPABLE INPUTS.




6.10 FPGA#2 TEST CONNECTOR

THIS CONNECTOR IS LOCATED ON THE FRONT PANEL. IT IS A RE-PURPOSED 19-PIN HDMI CONNECTOR. IT WAS CHOSEN BECAUSE THE PINS ARE RECESSED AND CANNOT BE TOUCHED, AND BECAUSE THE STANDARD CABLES OFFER 5 HIGH-SPEED SHIELDED PAIRS AND 4 UNCOMMITTED WIRES.



TWO UNCOMMITTED WIRES ARE USED FOR SINGLE-ENDED SIGNALS, ONE FOR 3.3 VOLTS, AND ONE FOR GND.

THE CONNECTOR SITE IS INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.

THE "F2_TEST_CONN_0" SIGNAL IS CONNECTED TO GLOBAL CLOCK CAPABLE INPUT PINS.




PIN ASSIGNMENT




QUAD "L" WIRING FOR FPGA#1 CAN BE FOUND ON SHEET 2.13: C2C AND TCDS QUADS

APOLLO CM v3		
Title		
7.01: FPGA#1 SM C2C ON QUAD L		
Size	Document Number	Rev
	6089-127	A
Date:	Thursday, December 28, 2023	Sheet 57 of 78

7.02: FPGA#1 FF#1 X12 ON QUADS AC AD AE



7.03: FPGA#1 FF#2 X12 ON QUADS Q R S







7.04: FPGA#1 FF#3 X12 ON QUADS T U V




THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.



UNUSED CLOCK INPUTS ARE LEFT OPEN.



ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.



THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.

THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

7.05: FPGA#1 FF#4 X12 ON QUADS X Y Z



ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.


XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

RECV PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.


THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "EGS 28G" ELECTRICAL CONSTRAINT SET.



U77-37
FPGA VU13P A2577
Z GTY QUAD 134

X L41
X L42 MGTREFCLK0P_134
MGTREFCLK0N_134

X K39 MGTREFCLK1P_134
X K40 MGTREFCLK1N_134

pF1 FF4 REC0V3	A46	MGTRYXP0_134
nF1 FF4 REC0V3	A47	MGTRYXP0_134
pF1 FF4 XM1T3	A41	MGTRYXP0_134
nF1 FF4 XM1T3	A42	MGTRYXP0_134
pF1 FF4 REC0V2	A32	MGTRYXP1_134
nF1 FF4 REC0V2	A33	MGTRYXP1_134
pF1 FF4 XM1T2	B39	MGTRYXP1_134
nF1 FF4 XM1T2	B40	MGTRYXP1_134
pF1 FF4 REC0V1	B34	MGTRYXP2_134
nF1 FF4 REC0V1	B35	MGTRYXP2_134
pF1 FF4 XM1T1	A37	MGTRYXP2_134
nF1 FF4 XM1T1	A38	MGTRYXP2_134
pF1 FF4 REC0V0	C32	MGTRYXP3_134
nF1 FF4 REC0V0	C33	MGTRYXP3_134
pF1 FF4 XM1T0	C37	MGTRYXP3_134
nF1 FF4 XM1T0	C38	MGTRYXP3_134

7.06: FPGA#1 FF#5 X4 ON QUAD AF

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.




THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U77-27
FPGA.VU13P.A2577
AF GTY QUAD 124

ac_pF1L_R0_AF
ac_nF1L_R0_AF
ac_pF1L_R1_AF
ac_nF1L_R1_AF



THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.


XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.



THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.

7.07: FPGA#1 FF#6 X4 ON QUAD W




7.08: FPGA#1 UNUSED QUADS K, AA





QUAD "L" WIRING FOR FPGA#2 CAN BE FOUND ON SHEET 2.13: C2C AND TCDS QUADS

APOLLO CM v3		
Title		
8.01: FPGA#2 SM C2C ON QUAD L		
Size	Document Number	Rev
	6089-127	A
Date:	Thursday, December 28, 2023	Sheet 65 of 76

8.02: FPGA#2 FF#1 X12 ON QUADS AC AD AE





ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.


XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

RECV PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS


THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



THE TRANSMIT INPUT BUFFER PROVIDES CML COMPATIBLE DIFFERENTIAL INPUTS PRESENTING A NOMINAL DIFFERENTIAL INPUT IMPEDANCE OF 100 OHMS. AC COUPLING CAPACITORS ARE LOCATED ON THE OPTICAL ENGINE BOARD AND THEREFORE ARE NOT REQUIRED ON THE HOST BOARD.





8.04: FPGA#2 FF#3 X12 ON QUADS T U V

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.





ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x00 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.








THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.


THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

UNUSED CLOCK INPUTS ARE LEFT OPEN.



8.05: FPGA#2 FF#4 X12 ON QUADS X Y Z



8.06: FPGA#2 FF#5 X4 ON QUAD AF

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.


THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U78-27
FPGA_VU13P_A2577
AF GTY QUAD 124

ac_ff2l_r0_af
ac_ff2l_r0_af
ac_ff2l_r1_af
ac_ff2l_r1_af




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.


THE "VAX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.



The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

pF2 FF5_RECV0	BA50	MGTYRXP0_124
RF2 FF5_RECV0	BA51	MGTYRXN0_124
pF2 FF5_XMIT0	BA45	MGTYTXP0_124
RF2 FF5_XMIT0	BA46	MGTYTXN0_124
pF2 FF5_RECV1	AY48	MGTYRXP1_124
RF2 FF5_RECV1	AY49	MGTYRXN1_124
pF2 FF5_XMIT1	AY43	MGTYTXP1_124
RF2 FF5_XMIT1	AY44	MGTYTXN1_124
pF2 FF5_RECV2	AW50	MGTYRXP2_124
RF2 FF5_RECV2	AW51	MGTYRXN2_124
pF2 FF5_XMIT2	AW45	MGTYTXP2_124
RF2 FF5_XMIT2	AW46	MGTYTXN2_124
pF2 FF5_RECV3	AV48	MGTYRXP3_124
RF2 FF5_RECV3	AV49	MGTYRXN3_124
pF2 FF5_XMIT3	AV43	MGTYTXP3_124
RF2 FF5_XMIT3	AV44	MGTYTXN3_124

8.07: FPGA#2 FF#6 X4 ON QUAD W



8.08: FPGA#2 UNUSED QUADS K, AA




FPGA#1

U77-40
FPGA_VU13P_A2577
GTU QUAD 221

M
MGTRFCLK0P_221
MGTRFCLK0N_221
MGTRFCLK1P_221
MGTRFCLK1N_221


BK18 pF1_M_RECV0
BK17 nF1_M_RECV0
BL15 pF1_M_XMIT0
BL14 nF1_M_XMIT0
BL20 pF1_M_RECV1
BL19 nF1_M_RECV1
BK13 pF1_M_XMIT1
BK12 nF1_M_XMIT1
BL6 pF1_M_RECV2
BL5 nF1_M_RECV2
BL11 pF1_M_XMIT2
BL10 nF1_M_XMIT2
BL6 pF1_M_RECV3
BL5 nF1_M_RECV3
BK9 pF1_M_XMIT3
BK8 nF1_M_XMIT3



U77-41
FPGA_VU13P_A2577
GTU QUAD 222

N
MGTRFCLK0P_222
MGTRFCLK0N_222
MGTRFCLK1P_222
MGTRFCLK1N_222


BH4 pF1_N_RECV0
BH3 nF1_N_RECV0
BG11 pF1_N_XMIT0
BG10 nF1_N_XMIT0
BG2 pF1_N_RECV1
BG1 nF1_N_RECV1
BL11 pF1_N_XMIT1
BL10 nF1_N_XMIT1
BG6 pF1_N_RECV2
BG5 nF1_N_RECV2
BH9 pF1_N_XMIT2
BH8 nF1_N_XMIT2
BF4 pF1_N_RECV3
BF3 nF1_N_RECV3
BF9 pF1_N_XMIT3
BF8 nF1_N_XMIT3



U77-42
FPGA_VU13P_A2577
GTU QUAD 223

O
MGTRFCLK0P_223
MGTRFCLK0N_223
MGTRFCLK1P_223
MGTRFCLK1N_223

BE2 pF1_O_RECV0
BE1 nF1_O_RECV0
BE7 pF1_O_XMIT0
BE6 nF1_O_XMIT0
BD4 pF1_O_RECV1
BD3 nF1_O_RECV1
BD9 pF1_O_XMIT1
BD8 nF1_O_XMIT1
BC2 pF1_O_RECV2
BC1 nF1_O_RECV2
BC7 pF1_O_XMIT2
BC6 nF1_O_XMIT2
BB4 pF1_O_RECV3
BB3 nF1_O_RECV3
BB9 pF1_O_XMIT3
BB8 nF1_O_XMIT3



FPGA#2

U78-53
FPGA_VU13P_A2577
GTU QUAD 234

J
MGTRFCLK0P_234
MGTRFCLK0N_234
MGTRFCLK1P_234
MGTRFCLK1N_234

L11 pF2_J_RECV3
L10 nF2_J_RECV3
K13 pF2_J_XMIT3
K12 nF2_J_XMIT3
A20 pF2_J_RECV2
A19 nF2_J_RECV2
B13 pF2_J_XMIT2
B12 nF2_J_XMIT2
B18 pF2_J_RECV1
B17 nF2_J_RECV1
A15 pF2_J_XMIT1
A14 nF2_J_XMIT1
C20 pF2_J_RECV0
C19 nF2_J_RECV0
C15 pF2_J_XMIT0
C14 nF2_J_XMIT0

U78-52
FPGA_VU13P_A2577
GTU QUAD 233



I
MGTRFCLK0P_233
MGTRFCLK0N_233
MGTRFCLK1P_233
MGTRFCLK1N_233

E2 pF2_I_RECV3
E1 nF2_I_RECV3
D9 pF2_I_XMIT3
D8 nF2_I_XMIT3
D4 pF2_I_RECV2
D3 nF2_I_RECV2
B9 pF2_I_XMIT2
B8 nF2_I_XMIT2
E6 pF2_I_RECV1
E5 nF2_I_RECV1
C11 pF2_I_XMIT1
C10 nF2_I_XMIT1
C6 pF2_I_RECV0
C5 nF2_I_RECV0
E11 pF2_I_XMIT0
E10 nF2_I_XMIT0

U78-51
FPGA_VU13P_A2577
GTU QUAD 232

H
MGTRFCLK0P_232
MGTRFCLK0N_232
MGTRFCLK1P_232
MGTRFCLK1N_232

J2 pF2_H_RECV3
J1 nF2_H_RECV3
J7 pF2_H_XMIT3
J6 nF2_H_XMIT3
H4 pF2_H_RECV2
H3 nF2_H_RECV2
H9 pF2_H_XMIT2
H8 nF2_H_XMIT2
G2 pF2_H_RECV1
G1 nF2_H_RECV1
G7 pF2_H_XMIT1
G6 nF2_H_XMIT1
F4 pF2_H_RECV0
F3 nF2_H_RECV0
F9 pF2_H_XMIT0
F8 nF2_H_XMIT0



FPGA#1

U77-44
FPGA_VU13P_A2577
GTU QUAD 225

MGTREFCLK0P_225
MGTREFCLK0N_225
MGTREFCLK1P_225
MGTREFCLK1N_225

MGTYRX0P_225
MGTYRX0N_225
MGTYTX0P_225
MGTYTX0N_225
MGTYRX1P_225
MGTYRX1N_225
MGTYTX1P_225
MGTYTX1N_225
MGTYRX2P_225
MGTYRX2N_225
MGTYTX2P_225
MGTYTX2N_225
MGTYRX3P_225
MGTYRX3N_225
MGTYTX3P_225
MGTYTX3N_225

AP13
AP12
AN11
AN10


UNUSED CLOCK INPUTS ARE LEFT OPEN.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

THE DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.



THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.



U77-45
FPGA_VU13P_A2577
GTU QUAD 226

MGTREFCLK0P_226
MGTREFCLK0N_226
MGTREFCLK1P_226
MGTREFCLK1N_226

MGTYRX0P_226
MGTYRX0N_226
MGTYTX0P_226
MGTYTX0N_226
MGTYRX1P_226
MGTYRX1N_226
MGTYTX1P_226
MGTYTX1N_226
MGTYRX2P_226
MGTYRX2N_226
MGTYTX2P_226
MGTYTX2N_226
MGTYRX3P_226
MGTYRX3N_226
MGTYTX3P_226
MGTYTX3N_226




U77-46
FPGA_VU13P_A2577
GTU QUAD 227

MGTREFCLK0P_227
MGTREFCLK0N_227
MGTREFCLK1P_227
MGTREFCLK1N_227

MGTYRX0P_227
MGTYRX0N_227
MGTYTX0P_227
MGTYTX0N_227
MGTYRX1P_227
MGTYRX1N_227
MGTYTX1P_227
MGTYTX1N_227
MGTYRX2P_227
MGTYRX2N_227
MGTYTX2P_227
MGTYTX2N_227
MGTYRX3P_227
MGTYRX3N_227
MGTYTX3P_227
MGTYTX3N_227


AJ11
AJ10
AG11
AG10





FPGA#2

U78-49
FPGA_VU13P_A2577
GTU QUAD 230

W11
W10
V13
V12




U78-48
FPGA_VU13P_A2577
GTU QUAD 229



U78-47
FPGA_VU13P_A2577
GTU QUAD 228

AE11
AE10
AC11
AC10



FPGA#1

U77-51
FPGA VUI3P A2577

GTU QUAD 232

MGTREFCLK0P_232
MGTREFCLK0N_232
MGTREFCLK1P_232
MGTREFCLK1N_232

R11
R10
P13
P12





UNUSED CLOCK INPUTS ARE LEFT OPEN.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

THE DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.




THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

U77-52
FPGA VUI3P A2577

GTU QUAD 233

MGTREFCLK0P_233
MGTREFCLK0N_233
MGTREFCLK1P_233
MGTREFCLK1N_233




N11
N10
M13
M12

U77-53
FPGA VUI3P A2577

GTU QUAD 234

MGTREFCLK0P_234
MGTREFCLK0N_234
MGTREFCLK1P_234
MGTREFCLK1N_234

L11
L10
K13
K12




FPGA#2



U78-42
FPGA VUI3P A2577

GTU QUAD 223

AV13
AV12
AU11
AU10


U78-41
FPGA VUI3P A2577

GTU QUAD 222

U78-40
FPGA VUI3P A2577

GTU QUAD 221

BB13
BB12
BA11
BA10



APOLLO CM v3


9.03: F1 QUADS H, I, J TO F2 QUADS O, N, M		
Size	Document Number	Rev
	6089-127	A
Date	Monday, January 01, 2024	Sheet 75 of 76

FPGA#1

U77-47
FPGA VUI3P A2577
GTU QUAD 228


MGTREFCLK0P_228
MGTREFCLK0N_228
MGTREFCLK1P_228
MGTREFCLK1N_228
MGTYPX0_228
MGTYPXN0_228
MGTYPX1_228
MGTYPXN1_228
MGTYPX2_228
MGTYPXN2_228
MGTYPX3_228
MGTYPXN3_228

UNUSED CLOCK INPUTS ARE LEFT OPEN.
THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE 'ECS_DIFFCLK' ELECTRICAL CONSTRAINT SET.
THE DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE 'ECS_28G' ELECTRICAL CONSTRAINT SET.
THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.
THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.




U77-48
FPGA VUI3P A2577
GTU QUAD 229

MGTREFCLK0P_229
MGTREFCLK0N_229
MGTREFCLK1P_229
MGTREFCLK1N_229
MGTYPX0_229
MGTYPXN0_229
MGTYPX1_229
MGTYPXN1_229
MGTYPX2_229
MGTYPXN2_229
MGTYPX3_229
MGTYPXN3_229



U77-49
FPGA VUI3P A2577
GTU QUAD 230



MGTREFCLK0P_230
MGTREFCLK0N_230
MGTREFCLK1P_230
MGTREFCLK1N_230
MGTYPX0_230
MGTYPXN0_230
MGTYPX1_230
MGTYPXN1_230
MGTYPX2_230
MGTYPXN2_230
MGTYPX3_230
MGTYPXN3_230



FPGA#2



U78-46
FPGA VUI3P A2577
GTU QUAD 227

MGTREFCLK0P_227
MGTREFCLK0N_227
MGTREFCLK1P_227
MGTREFCLK1N_227
MGTYPX0_227
MGTYPXN0_227
MGTYPX1_227
MGTYPXN1_227
MGTYPX2_227
MGTYPXN2_227
MGTYPX3_227
MGTYPXN3_227




U78-45
FPGA VUI3P A2577
GTU QUAD 226

MGTREFCLK0P_226
MGTREFCLK0N_226
MGTREFCLK1P_226
MGTREFCLK1N_226
MGTYPX0_226
MGTYPXN0_226
MGTYPX1_226
MGTYPXN1_226
MGTYPX2_226
MGTYPXN2_226
MGTYPX3_226
MGTYPXN3_226





U78-44
FPGA VUI3P A2577
GTU QUAD 225

MGTREFCLK0P_225
MGTREFCLK0N_225
MGTREFCLK1P_225
MGTREFCLK1N_225
MGTYPX0_225
MGTYPXN0_225
MGTYPX1_225
MGTYPXN1_225
MGTYPX2_225
MGTYPXN2_225
MGTYPX3_225
MGTYPXN3_225





FPGA#1

U77-50
FPGA_VU13P_A2577
GTU QUAD 231



U77-43
FPGA_VU13P_A2577
GTU QUAD 224





UNUSED CLOCK INPUTS ARE LEFT OPEN.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

THE DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.







THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.



FPGA#2

U78-43
FPGA_VU13P_A2577
GTU QUAD 224



THERE IS ONLY SPACE ON THE PCB FOR 8 CAPACITORS. THIS SUPPORTS TWO OF THE FOUR TRANSMIT/RECEIVE PAIRS.

APOLLO CM v3

9.05: F1 QUAD G_P TO F2 QUAD P_G

6089-127

Date: Monday, January 01, 2024 Sheet 77 of 78

Rev A

THESE SHAPES DEFINE MECHANICAL OBJECTS
THAT SHOULD BE IN THE BILL OF MATERIALS.

