THIS IS A FLAT SCHEMATIC. NOT A HIERARCHICAL ONE. NETS USE "OFFPAGE CONNECTOR" SYMBOLS TO GO FROM PAGE TO PAGE, ON ANY PAGE, THE NUMBER OF THE CONNECTING PAGE(S) IS SHOWN IN A SMALL NUMBER BELOW THE SIGNAL NAME. PAGE NUMBERS CAN BE FOUND IN SMALL TYPE AT THE BOTTOM OF THE TITLE BLOCK.

THE SCHEMATIC IS DIVIDED INTO SECTIONS OF RELATED FUNCTIONALITY. THE SECTIONS ARE:

- 1: NOTES AND BLOCK DIAGRAMS
- 2: OFF-BOARD SIGNALS (SM AND FRONT PANEL), GLOBAL CLOCKING 3: POWER SOURCES AND CONTROLS
- 4: I2C CONTROLS
- 5: FPGA#1 POWER AND SIGNAL (NON-MGT)
- 6: FPGA#2 POWER AND SIGNAL (NON-MGT)
- 7: FPGA#1 GTY TRANSCEIVERS (MOSTLY FIREFLY)
- 8: FPGA#2 GTY TRANSCEIVERS (MOSTLY FIREFLY)
- 9: BETWEEN-FPGA GTY TRANSCEIVERS

These are some general signal naming conventions:

- 1) Signals connected to the FPGAs contain either "F1" or "F2".
- 2) Signals connected to the Service Module contain "SM".
- 3) Signals connected to the Front Panel contain "FP".
- 4) Signal names starting with "PG" are "Power Good" signals from power modules.
- 5) Signal names starting with "EN" are "Enable" signals to turn on power modules.
- 6) GTY reference clock names indicate FPGA followed by side (F1L, F1R, F2L, F2R), then the reference clock (R0 or R1), finishing with the sequence order (1 thru 7).
- 7) Power source names start with "V_", then the voltage with the letter "V" as a decimal point. (V 3V3 is a 3.3 volt source)
- 8) The MCU I/Os are 3.3 volt and the FPGA I/Os are 1.8 volt. Level shifters are used for the conversion. Signal names on the FPGA side are prefaced with "lov" (low voltage) and signals on the MCU side are prefaced with "hiv" (high voltage).

Make JPG pictures for the block diagrams by displaying them in a PowerPoint slide show that fills the screen. Do a "print screen", then paste it in "paint". Crop, save file, and insert picture.

TO DO:

Consider making page numbers larger


Update MCU code with new scale factor for 12V current reading

Update FPGA pin constraint file

Make design notes on the 5 synth pages match

APOLLO CM v3 1.01: NOTES Document Number 6089-127







- Each FPGA can directly access up to 56 FireFly channels on the left quads (120-134). The 4 12-lane FireFly transmitters can be powered by 3.8V or 3.3V.
- 56 GTY links are provided between the FPGA sites on the right quads (220-234). These are AC-coupled.
- Other I/O:
 - 2 GTY links for chip-to-chip (or PCI) from each FPGA to the Zyng on the SM (Service Module).
 - 1 GTY link for TCDS from each FPGA to the SM
 - 1 GTY link for TCDS support between FPGAs
 - 6 LVDS pairs between the FPGA sites.
 - 5 LVDS pairs plus 2 single-ended wires from each FPGA site to front panel HDMI-style connectors. For diagnostics or unforeseen I/O needs.
 - 4 LVDS pairs plus 2 single-ended wires from each FPGA site to a 20-pin 1-mm pitch header on the bottom side of the board.
- The MCU and the FPGAs have independent JTAG chains. The FPGA JTAG chain can be accessed from the SM or from the front panel. The MCU JTAG only has front panel access. The MCU code can be changed from an SM serial port.
- The recovered TCDS clock is only available from the primary FPGA.

Rev 05, 20 Dec 2023


1







1.05: R0 SYNTH CLOCKS

Apollo CMv3: Utility Clock / Reference Clock 0 (R0) Distribution




THE REFERENCE CLOCK 0 SYNTHESIZER "B" CAN BE DRIVEN BY A LOCAL CRYSTAL, THE OUTPUT OF SYNTHESIZER "A", THE 40 MHZ LHC CLOCK FROM THE BACKPLANE, OR THE OPTIONAL FRONT PANEL CONNECTOR. THE LHC CLOCK WOULD BE USED FOR SYSTEM-WIDE SYNCHRONOUS COMMUNICATION.







Rev 05, 20 Dec 2023

7






1.08: MCU I/O AND INTERNALS Apollo CMv3: MCU Connections and Internal Resources HARDWARE BLOCKS V_12V__12 76 CM TO_SM_PWR_OK SM SOFT PWR EN-SM MASTER 12C SCL 12C#0 77 EN 3V3 V_M3V3-13 PG 3V3 31 92 SM MASTER_I2C_SDA SLAVE 78 → EN_1V8 V 3V3 14 PG 1V8-V_4V0 -15 PG 4V0 -81 → EN F1_INT V 1V8 128 I2C#1 49 → I2C SCL POWER PG F1 INT A 82 → EN_F1_AVCC V_F1 INT 127 50 → I2C_SDA_POWER MASTER PG F1 INT B-83 EN_F1_AVTT 51 → I2C_SCL_CLOCK V_F1_AVCC 126 **POWER** PG F1 AVCC 12C #2 84 EN F1_VCCAUX CONTROL 52 I2C SDA_CLOCK V F1 AVTT MASTER PG F1 AVTT-**GPIO** 53 I2C_SCL_F2_OPTICS V_F1_VCCAUX - 124 12C#3 PG F1 VCCAUX 54 I2C SDA F2 OPTICS MASTER 85 EN F2 INT PG F2 INT A-86 EN F2_AVCC AIN 0-19 55 I2C SCL F1_OPTICS 12C #4 PG F2 INT B-93 EN_F2_AVTT V_F2_AVTT 56 I2C SDA F1 OPTICS **MASTER** PG F2 AVCC -94 EN F2_VCCAUX 95 → I2C SCL_FPGA PG F2 AVTT -V F2 VCCAUX-12C #5 96 I2C SDA_FPGA MASTER PG F2 VCCAUX -CUR V 12V CUR V M3V3 5 ✓/I2C RESET_POWER 102 FPGA CFG FROM FLASH F1 CFG DONE -62 CUR V 4V0 -1 103 F1_CFG_START → /I2C RESET CLOCK 12C 23 → F2 CFG_START 11 /I2C RESET F2_OPTICS CUR F2 VCCAUX-RESET 17 74 → MCU_TO_F1 /I2C_RESET_F1_OPTICS F1 TEMP DIODE-**GPIO** 75 → MCU_TO_F2 ²⁹→ /I2C RESET_FPGA F2_TEMP_DIODE - 21_ 104 → MCU LED_RED MISC. SM_IPMC_TX 37* SM_IPMC_RX 38* PINS 40/41 105 MCU_LED_GREEN **GPIO** UART#3 12C #6 40*→SM CPLD GPIO0 SPARE GPIO0 (TP3) 4 111 106 ► MCU_LED_BLUE UART #2 41* SM CPLD_GPIO1 SPARE GPIO1 (TP2) 4 112 SM_ZYNQ_TX 33* SM_ZYNQ_RX 434* UART #0 **GPIO** 107 ID EEPROM_WP ____ JTAG FROM_SM F2 C2C OK 117 SM_ZYNQ_I2C_SCL 35* PINS 35/36 PINS 24/25 SPARE GPIO3 (TP5) (SM_ZYNQ_GPIO0) 25 SM ZYNQ GPIO1 12C #8 /F1 INSTALLED-UART #7 24 SM ZYNQ_GPIO2 UART#4 SPARE GPIO2 (TP4) SM_ZYNQ_I2C_SDA 36* **GPIO GPIO** (MON_UART_TO_SM) NOT SHOWN: *THESE PINS HAVE PADS 1) JTAG (4) FOR OPTIONAL I2C PULLUPS Rev 05, 20 Dec 2023 POWER (28) CLOCKING (4) CONTROL (3) APOLLO CM v3 1.08: MCU I/O AND INTERNALS 6089-127




THE SIGNALS THAT START WITH "MGT" ARE HIGH SPEED DIFFERENTIAL PAIRS CONNECTED TO GIGABIT TRANSCEIVERS. THEY ARE INTENDED FOR EITHER PCIE OR AXI-C2C. AC COUPLING CAPACITORS ARE ASSUMED TO BE ON THE SM.


2.02: SM HIGH SPEED CONNECTORS

FPGA#1 AND BACKPLANE CLOCK SIGNALS







FPGA#2 SIGNALS



THE TCDS SIGNALS ON HIGH SPEED CONNECTOR #2 ARE LABELED "MIXED" BECAUSE THEY CAN EITHER BE REGULAR TCDS SIGNALS WHEN THE SM IS THE TCDS ENDPOINT, OR THEY CAN BE REPEATED TCDS SIGNALS WHEN FPGA#1 IS THE TCDS ENDPOINT.

| APOLLO CM v3 | Title | 2.02: SM HIGH SPEED CONNECTORS | Size | Document Number | 6089-127 | Date: Thursday, December 28, 2023 | Sheet | 10 | of | 78 |





2.05: UTILITY CLOCK R121 100 0402 THE POLARITY IS SWAPPED TO SIMPLIFY BOARD LAYOUT. ¬\\\\ SI53340 bc_pUTIL_0 bc_nUTIL ac_nUTIL 6 CLK0 R106 DNP 0603 ______ac_pF2_XTAL_200 ac_nF2_XTAL_200 F2 LOGIC V_1V8 **<** U75 C197 0.1 UF 0402 C242 0.1 UF 0402 R109 DNP 0603 bc_pUTIL ac_pUTIL bc_nUTIL_0 7 /CLK0 GND OE1 CLK+ R112 DNP 0603 OE2 CLK-C198 0.1 UF 0402 C241 0.1 UF 0402 R115 DNP 0603 11 bc_pUTIL_1 X 3 CLK1 GND VDD Q1 C240 0.1 UF 0402 F1 QUAD L GND →GND 12 bc_nUTIL_1 ac_nF1R_R0_L X 4 /CLK1 /O1 V_1V8 SI510_200P0000 C239 0.1 UF 0402 THIS OSCILLATOR HAS A STANDARD VALUE OF 200.0000 MHZ AND AN LVDS OUTPUT. INITIAL P/N 510BBA200M000AAG 13 bc_pUTIL_2 X 8 NC8 ac_pF2R_R0_L 02 C912 0.1 UF C238 0.1 UF 0402 F2 QUAD L 0402 14 bc_nUTIL_2 ac_nF2R_R0_L THE LAST "A" IN "BBA" INDICATES THAT THE OUTPUT ENABLE IS ON PIN 1 AND IS ACTIVE-HI. THE DEVICE CLAIMS TO HAVE AN INTERNAL PULLUP ON PIN 1. CLK_SEL /Q2 C237 0.1 UF 0402 THE "CLK_SEL" PIN HAS AN INTERNAL PULL-DOWN RESISTOR. Q3 15 bc_pUTIL_3 RESISTOR PADS ARE PROVIDED IN CASE SOMETHING DIFFERENT IS NEEDED. ac_pF1_XTAL_200 ac_nF1_XTAL_200 F1 LOGIC C236 0.1 UF 0402 16 bc_nUTIL_3 C235 0.1 UF 0402 V_1V8 THESE CLOCKS DRIVE THE FPGA QUADS USED FOR UTILITY FUNCTIONS, LIKE THE C2C LINK TO THE SM. THEY ALSO PROVIDE A CLOCK TO THE LOGIC FABRIC. C890 1 UF 0402 10v GND . GND


APOLLO CM v3


2.05: UTILITY CLOCK


Thursday, December 28, 2023 Sheet 13 of


6089-127


Rev A























GENERAL NOTES:

V. M3V3 IS THE "MANAGEMENT" POWER. IT PROVIDES POWER TO THE POWER SEQUENCING CIRCUIT. IT IS ALWAYS ON WHEN +12V IS SUPPLIED

UNLESS NOTED, PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

NOTES:

- NOTE 1 THIS DEVICE DOES NOT REQUIRE ANY EXTERNAL INPUT CAPACITORS.
- NOTE 2 THIS DEVICE DOES NOT REQUIRE ANY EXTERNAL OUTPUT CAPACITORS.

NOTE 3 UNDERVOLTAGE LOCKOUT RESISTOR R = 14.81 $^{\circ}$ (6.81 $^{\circ}$ (6.81 $^{\circ}$ (6.81 $^{\circ}$ (6.81 $^{\circ}$ (6.81 $^{\circ}$ M) INIMUM TURNON VOLTAGE A $^{\circ}$ 7.7 RESISTOR GIVES 5.8 VOLTS MINIMUM TURNON VOLTAGE

NOTE 4 OUTPUT SETPOINT RESISTOR R = 1.182 / (VOUT - 0.591) FOR 3.3 VOLTS, R = 436 OHMS (IF R=432 THEN V=3.327)

NOTE 5 THE CURRENT SENSE RESISTOR IS A 4-WIRE DEVICE. A RESISTANCE OF 5 MILLIOHMS AND A CURRENT OF 5 AMPS WILL PRODUCE A VOLTAGE OF 25 MILLIVOLTS.

THE LD006C REGULATOR IS RATED FOR 6 AMPS, IF MORE THAN 5 AMPS IS REQUIRED, THE SENSE RESISTOR WILL NEED TO BE LESS THAN 5 MILLIOHMS.

APOLLO CM v3						
3.01: POWER MANAGEMENT M3V3						
Size	Document Number 6089-127					Rev A
Date:	Tuesday, January 02, 2024	Sheet	22	of	78	

3.02: POWER GLOBAL 3.3V AND 1.8V

C657

100 UF

6.3V 0805

6.3V 0805

100 UF

6.3V 0805

6.3V 0805

C639

100 UF

6.3V 0805

6.3V 0805

→V 3V3

C622


6.3V 0805

-t>-GND


-√>V 1V8

C623

6.3V 0805



V 12V <



SPECIFIC NOTES:

C463

6.3V 0805

6.3V 0805

C512

6.3V 0805

6.3V 0805

C479

100 UF

6.3V 0805

6.3V 0805

THE RESISTOR ON THE "SYNC" PIN SELECTS THE SWITCHING FREQUENCY. SEE TABLE 8 OF THE LGA80D TECHNICAL REFERENCE NOTE. THE FREQUENCY CAN BE CHANGED VIA 12C, DIFFERENT FREQUENCIES ARE SELECTED FOR DIFFERENT SUPPLIES, SO THAT THEY DON'T ALL SWITCH AT THE SAME TIME. FOR 3.3V, THE FREQUENCY SHOULD BE HIGH IN ORDER TO REDUCK THE PEAK CURRENT.

> OPEN CIRCUIT SELECTS 400 KHZ. 38 3K SELECTS 800 KHZ

THE RESISTOR ON THE "ADDR" PIN SELECTS THE MODULE'S I2C (OR SMBUS) ADDRESS. SEE TABLE 7 OF THE LGA80D TECHNICAL REFERENCE NOTE. SINCE EACH LGA80D IS ON A DIFFERENT I2C BUS, ADDRESSES ARE REUSED. THERE ARE RULES ABOUT 2-OUTPUT MODULES, AND 4 -PHASE MASTER/SLAVE MODULES.

V 3V3/V 1V8: -> ADDR = 0X40 (AND 0X41) -> ADDR = 0X40 (AND 0X41) -> ADDR = 0X40 (AND 0X41) V_F1_AVCC/V_F1_AVTT: R=0 V_F2_AVCC/V_F2_AVTT: R=0 V F1_INT MASTER: R=12.1K -> ADDR = 0X44 V F1 INT SLAVE R=11K R=11K -> ADDR = 0X43 R=12.1K -> ADDR = 0X44 V F2 INT MASTER: V F2 INT SLAVE: R=11K -> ADDR = 0X43

C679

100 UF

6.3V 0805

6.3V 0805

C698

00 UF

C699 100 UF

6.3V 0805

6.3V 0805

NOTE 3 THE RESISTOR ON THE "ASCRCFG" PIN CONTROLS THE CHARGE MODE. SEE TABLE 10 OF THE LGA80D TECHNICAL REFERENCE NOTE.

WITHOUT PRIOR KNOWLEDGE OF THE PERFORMANCE, LEAVE THESE PINS "OPEN" FOR GAINS OF 500.

NOTE 4 THE RESISTOR ON THE "CFG" PIN SELECTS THE OPERATING MODE. SEE TABLE 9 OF THE LGA80D TECHNICAL

R=11K SELECTS 2-OUTPUT @ 35A(avg)/45A(ovc) EACH.

NOTE 5 THE POWER_GOOD "PG" SIGNALS ARE, BY DEFAULT, SUPPOSED TO BE PUSH-PULL SIGNALS. THE VOLTAGE SOURCE CAN BE AS MUCH AS 6 VOLTS. IN ACTUALITY, SOME ARE PUSH-PULL AT 2.5 VOLTS AND OTHERS ARE

UNLESS ONE SEES UNITS THAT ARE PUSH-PULL AND PUT OUT MORE THAN 3.3 VOLTS, THE CONFIGURATION WITH A 121K PULLUP AND A 10K SERIES RESISTOR WILL SUPPORT BOTH CONFIGURATIONS. THE LOW OUTPUT WILL BE ABOUT 0.25 VOLTS, WHICH IS LOW ENOUGH FOR THE MCU. THE HIGH OUTPUT WILL BE 2.5 VOLTS FOR PUSH-PULL AND 3.3 VOLTS FOR OPEN-DRAIN

IF THE PUSH-PULL VOLTAGE IS AS HIGH AS 6 VOLTS, THE 10K SERIES RESISTOR WILL LIMIT THE CURRENT TO LESS THAN 270 MICRO-AMPS. THIS SHOULD PROTECT THE MCU OR "AND" GATE INPUTS.

NOTE 6 THE "ENABLE" INPUTS ON THE POWER MODULES MUST BE HIGH FOR THE MODULES TO OPERATE.

THE PULLDOWN WILL HOLD THE "ENABLE" INPUT LOW, UNLESS THE DRIVER IS FORCING IT HIGH.


PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.


NOTE 8 RSET = 147K FOR 3.3V BSFT = 61 9K FOR 1 8V


NOTE 9 SPREAD THESE CAPACITORS AROUND THE BOARD


GENERAL NOTES:


UNLESS NOTED, PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR


















































5.04: FPGA#1 CONFIGURATION







5.06 FPGA#1 I/O SLR0



5.07 FPGA#1 I/O SLR1



5.08: FPGA#1 I/O SLR2






5.10: FPGA#1 TEST CONNECTOR

THIS CONNECTOR IS LOCATED ON THE FRONT PANEL. IT IS A RE-PURPOSED 19-PIN HDMI CONNECTOR. IT WAS CHOSEN BECAUSE THE PINS ARE RECESSED AND CANNOT BE TOUCHED, AND BECAUSE THE STANDARD CABLES OFFER 5 HIGH-SPEED SHIELDED PAIRS AND 4 UNCOMMITTED WIRES.


TWO UNCOMMITTED WIRES ARE USED FOR SINGLE-ENDED SIGNALS, ONE FOR 3.3 VOLTS, AND ONE FOR GND.

THE CONNECTOR SITE IS INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.


THE "F1_TEST_CONN_0" SIGNAL IS CONNECTED TO GLOBAL CLOCK CAPABLE INPUT PINS.





PIN ASSIGNMENT



AP	OLLO CM v3					
Title 5.	5.10: FPGA#1 TEST CONNECTOR					
Size	Document Number 6089-127		•			Rev A
Date:	Tuesday, January 02, 2024	Sheet	46	of	78	








6.04: FPGA#2 CONFIGURATION QUAD SPI CONFIG FLASH V_F2_INT < R378 DNP 0402 V_1V8 V 1V8 MUST BE TIED TO "VCCINT" OR "GND". FPGA_VU13P_A2577 DO NOT CONNECT TO "YCCO O". CONNECT TO "GND" FOR STANDARD POR DELAY. GND - R381 0 0402 AE13 → V_1V8 C816 CONFIGURATION BITSTREAM LENGTHS VU13P 906,547,008 AC13 POR_OVERRIDE VCCO_0 47 HF R96 4.7K AG13 0805 6.3V R95 R110 VCCO_0 2.2K 4.7K 0603 0603 0603 1173 ∯ GND MT25QU01 DNU_3 4 DNU_4 5 DNU_6 6 DNU_6 11 DNU_11 17 DNU_12 1 DNU_13 1 DNU_14 7 VCC AY14 D00 MOSI 0 DQ0 GND<1 R284 0 0402 P14 THIS PIN MUST BE TIED TO "GND". RSVDGND AV14 D01_DIN_0 DQ1 AT14 9 DQ2 CONNECTING THIS PIN TO "GND" ENABLES V_1V8 R286 DNP 0402 D02 0 PULLUPS ON ALL I/O PINS DURING CONFIGURATION. THE PULLUPS ARE ABOUT 15K AT 1.8 VOLTS. IF A PULLUPS ARE ABOUT 15K AT 1.8 VOLTS. IF A PULLUP WITH 15K AT 1.8 VOLTS. IF A PULLUP WITH 15K AT 1.8 VOLTS. IF A PULLUP WITH 15K AT 1.8 VOLTAGE BELOW 0.4 VOLTS. THIS PIN MUST NOT FLOAT. AP14 D03_0 DQ3 GND R285 0 0402 AM14 7 S# M14 PUDC_B_0 RDWR_FCS_B_0 16 CLK AD13 10 GND CCLK_0 C925 0.1 UF V_1V8 R283 1K 0402 0402 V14 AK14 . GND M2_0 PROGRAM B 0 R461 4.7K 0603 V_1V8 < R362 DNP 0402 F2_CFG_DONE AJ13 DONE (R465 4.7K 0603 /F2_CFG_DONE 0402 GND ← R366 0 Y14 R383 4.7K 0603 M[2:0] MODE 000 Master serial 001 Master SPI 010 Master BPI INIT B 0 V_1V8 < R369 0 0402 100 101 110 111 Master SelectMAP GND R373 DNP 0402 VBATT BB14 AB14 THIS DESIGN DOES NOT USE ENCRYPTION, SO "VBATT" CAN BE TIED TO "GND" JTAG only Slave SelectMAP Q12 FET_N_1.8V Slave Serial PULLUPS/PULLDOWNS ON THE BOOT MODE CONFIGURATION INPUTS MUST BE 1K OR LESS. R394 4.7K 0603 GND WHEN "FPGA_CFG_FROM_FLASH" IS ASSERTED (HIGH), THE FPGA WILL BE ABLE TO BOOT FROM THE FLASH MEMORY. WHEN IT IS NEGATED (LOW), THE FPGA WILL ONLY BE ABLE TO BOOT FROM JTAG. Q17 FET_N_1.8V F2_CFG_START >> Q16 FPGA_CFG_FROM_FLASH >> [20,40] FET_N_1.8V GND < R387 4.7K 0603 GND THE FPGA CAN BE REPROGRAMMED BY PULSING "F2_CFG_START" FROM THE MCU.


6.05: FPGA#2 SYSTEM MONITOR




6.06 FPGA#2 I/O SLR0



6.07 FPGA#2 I/O SLR1



6.08: FPGA#2 I/O SLR2






6.10 FPGA#2 TEST CONNECTOR

THIS CONNECTOR IS LOCATED ON THE FRONT PANEL. IT IS A RE-PURPOSED 19-PIN HDMI CONNECTOR. IT WAS CHOSEN BECAUSE THE PINS ARE RECESSED AND CANNOT BE TOUCHED, AND BECAUSE THE STANDARD CABLES OFFER 5 HIGH-SPEED SHIELDED PAIRS AND 4 UNCOMMITTED WIRES.


TWO UNCOMMITTED WIRES ARE USED FOR SINGLE-ENDED SIGNALS, ONE FOR 3.3 VOLTS, AND ONE FOR GND.

THE CONNECTOR SITE IS INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.

THE "F2_TEST_CONN_0" SIGNAL IS CONNECTED TO GLOBAL CLOCK CAPABLE INPUT PINS.





PIN ASSIGNMENT





APOLLO CM v3							
Title 6.	6.10 FPGA#2 TEST CONNECTOR						
Size	Document Number 6089-127					Rev A	
Date:	Saturday, December 30, 2023	Sheet	56	of	78		


7.01: FPGA#1 SM C2C ON QUAD
QUAD "L" WIRING FOR FPGA#1 CAN BE FOUND ON SHEET 2.13: C2C AND TCDS QUADS
APOLLO CM v3
7.01: FPGA#1 SM C2C ON QUAD L Size Document Number 6089-127
6089-127 Date: Thursday, December 28, 2023 Sheet 57 of 78






















8.01: FPGA#2 SM C2C ON Q	UAD L
OLIAD III II MUDINO FOD FDOA IIO OAN DE FOLIND ON OUEET O 40, 000 AND TODO OLIADO	
QUAD "L" WIRING FOR FPGA#2 CAN BE FOUND ON SHEET 2.13: C2C AND TCDS QUADS	
	•
	1
	I
APOLLO CM v3	
Ittle	Rev A of 78
 5 4 3 2	
































BA7 BA6

MGTYTXP1_224 AY9 MGTYTXN1_224 AY8

MGTYRXP2_224 AW1

MGTYTXP2_224 MGTYTXN2_224 AW6

MGTYRXP3_224 AV3
MGTYRXN3_224

MGTYTXP3_224 MGTYTXN3_224 AV8

THERE IS ONLY SPACE ON THE PCB FOR 8 CAPACITORS. THIS SUPPORTS TWO OF THE FOUR TRANSMIT/RECEIVE PAIRS.

APOLLO CM v3 9.05: F1 QUAD G P TO F2 QUAD P G 6089-127

N7 MGTYTXP0_231 MGTYTXN0_231

M3 MGTYRXP1_231 MGTYRXN1_231

M9 MGTYTXP1_231 MGTYTXN1_231


MGTYRXP2_231 MGTYRXN2_231

K4 K3 MGTYRXP3_231 MGTYRXN3_231

K9 MGTYTXP3_231 MGTYTXN3_231

9.99: MECHANICAL PARTS

THESE SHAPES DEFINE MECHANICAL OBJECTS THAT SHOULD BE IN THE BILL OF MATERIALS.



	APOLLO CM v3						
Title							
	9.	99: MECHANICAL PAF	RTS				
	Size	Document Number					Rev
		6089-127					Α
	Date:	Thursday, December 28, 2023	Sheet	78	of	78	