



THE SIGNALS THAT START WITH "MGT" ARE HIGH SPEED DIFFERENTIAL PAIRS CONNECTED TO GIGABIT TRANSCEIVERS. THEY ARE INTENDED FOR EITHER PCIE OR AXI-C2C. AC COUPLING CAPACITORS ARE ASSUMED TO BE ON THE SM

FPGA#1 AND BACKPLANE CLOCK SIGNALS




FPGA#2 SIGNALS



TO LOOP THE GIGABIT TRANSMIT SIGNALS FROM THE CM BACK TO THE RECEIVE SIGNALS, INSTALL THE COUPLING CAPACITORS AND OMIT THE SERIES ZERO-OHM RESISTORS.

TO USE THE FIREFLY SITE, OMIT THE COUPLING CAPACITORS AND INSTALL THE SERIES ZERO-OHM RESISTORS.

THE TCDS SIGNALS ON HIGH SPEED CONNECTOR #2 ARE LABELED "MIXED" BECAUSE THEY CAN EITHER BE REGULAR TCDS SIGNALS WHEN THE SM IS THE TCDS ENDPOINT, OR THEY CAN BE REPEATED TCDS SIGNALS WHEN FPGA#1 IS THE TCDS ENDPOINT.




ERF8-013-01-L-D-RA-TR


APOLLO CM V3 TEST BOARD


Title

02: HIGH SPEED CONNECTORS


Size | Document Number | Rev | A







4 3



USING AN HDMI CABLE, THIS CONNECTOR MATES TO THE HDMI CONNECTOR LOCATED ON THE FRONT PANEL OF THE CM. IT IS A RE-PURPOSED 19-PIN HDMI CONNECTOR. IT WAS CHOSEN BECAUSE THE PINS ARE RECESSED AND CANNOT BE TOUCHED, AND BECAUSE THE STANDARD CABLES OFFER 5 HIGH-SPEED SHIELDED PAIRS AND 4 UNCOMMITTED WIRES.

DRAIN WIRE


PIN 19

PIN 1

TWO UNCOMMITTED WIRES ARE USED FOR SINGLE-ENDED SIGNALS, ONE FOR 3.3 VOLTS, AND ONE FOR GND.

THE CONNECTOR SITE IS INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.

THE "F1_TEST_CONN_0" SIGNAL IS CONNECTED TO GLOBAL CLOCK CAPABLE INPUT PINS.



APOLLO CM V3 TEST BOARD

₹ev A

07: HDMI BUFFERS

6089-126