

THIS IS A FLAT SCHEMATIC, NOT A HIERARCHICAL ONE. NETS USE "OFFPAGE CONNECTOR" SYMBOLS TO GO FROM PAGE TO PAGE. ON ANY PAGE, THE NUMBER OF THE CONNECTING PAGE(S) IS SHOWN IN A SMALL NUMBER BELOW THE SIGNAL NAME. PAGE NUMBERS CAN BE FOUND IN SMALL TYPE AT THE BOTTOM OF THE TITLE BLOCK.

THE SCHEMATIC IS DIVIDED INTO SECTIONS OF RELATED FUNCTIONALITY. THE SECTIONS ARE:
1: NOTES AND BLOCK DIAGRAMS
2: OFF-BOARD SIGNALS (SM AND FRONT PANEL), GLOBAL CLOCKING, C2C AND TCDS
3: POWER SOURCES AND CONTROLS
4: I2C CONTROLS
5: FPGA#1 POWER AND SIGNAL (NON-MGT)
6: FPGA#2 POWER AND SIGNAL (NON-MGT)
7: FPGA#1 GTY TRANSCEIVERS FOR FIREFLY
8: FPGA#2 GTY TRANSCEIVERS FOR FIREFLY
9: BETWEEN-FPGA GTY TRANSCEIVERS
9.99: MECHANICAL PARTS
These are some general signal naming conventions:


- 1) Signals connected to the FPGAs contain either "F1" or "F2".
- 2) Signals connected to the Service Module contain "SM".
- 3) Signals connected to the Front Panel contain "FP".
- 4) Signal names starting with “PG” are “Power Good” signals from power modules.
- 5) Signal names starting with “EN” are “Enable” signals to turn on power modules.
- 6) GTY reference clock names indicate FPGA followed by side (F1L, F1R, F2L, F2R), then the reference clock (R0 or R1), finishing with the sequence order (1 thru 7).
- 7) Power source names start with "V_", then the voltage with the letter "V" as a decimal point. (V_3V3 is a 3.3 volt source)
- 8) The MCU I/Os are 3.3 volt and the FPGA I/Os are 1.8 volt. Level shifters are used for the conversion. Signal names on the FPGA side are prefaced with "lov" (low voltage) and signals on the MCU side are prefaced with "hiv" (high voltage).

Make JPG pictures for the block diagrams by displaying them in a PowerPoint slide show that fills the screen. Do a "print screen", then paste it in "paint". Crop, save file, and insert picture.

TO DO:

- Consider making page numbers larger
- Update MCU code with new scale factor for 12V current reading
- Update MCU code to accomodate reassigned pins on I2C register chips
- Make design notes on the 5 synth pages match


Apollo CMv3: Block Diagram



- Each FPGA can directly access up to 56 FireFly channels on the left quads (120-134). The 4 12-lane FireFly transmitters can be powered by 3.8V or 3.3V.
- 56 GTY links are provided between the FPGA sites on the right quads (220-234). These are AC-coupled.
- Other I/O:
 - 2 GTY links for chip-to-chip (or PCI) from each FPGA to the Zynq on the SM (Service Module).
 - 1 GTY link for TCDS from each FPGA to the SM
 - 1 GTY link for TCDS support between FPGAs
 - 6 LVDS pairs between the FPGA sites.
 - 5 LVDS pairs plus 2 single-ended wires from each FPGA site to front panel HDMI-style connectors. For diagnostics or unforeseen I/O needs.
 - 4 LVDS pairs plus 2 single-ended wires from each FPGA site to a 20-pin 1-mm pitch header on the bottom side of the board.
- The MCU and the FPGAs have independent JTAG chains. The FPGA JTAG chain can be accessed from the SM or from the front panel. The MCU JTAG only has front panel access. The MCU code can be changed from an SM serial port.
- The recovered TCDS clock is only available from the primary FPGA.


Rev 09, 14 Jul 2024

Apollo CMv3: GTY connections




The Secondary FPGA is rotated 180 degrees in this picture. FireFly connections are identical for both FPGAs.

Apollo CMv3: Power Distribution




Rev 09, 14 Jul 2024

Apollo CMv3: Utility Clock / Reference Clock 0 (R0) Distribution




THE REFERENCE CLOCK 0 SYNTHESIZER "B" CAN BE DRIVEN BY A LOCAL CRYSTAL, THE OUTPUT OF SYNTHESIZER "A", THE 40 MHZ LHC CLOCK FROM THE BACKPLANE, OR THE OPTIONAL FRONT PANEL CONNECTOR. THE LHC CLOCK WOULD BE USED FOR SYSTEM-WIDE SYNCHRONOUS COMMUNICATION.



Rev 09, 14 Jul 2024

Apollo CMv3: External Clock Sources

ATCA Clock and TCDS Clock/Data




Rev 09, 14 Jul 2024

9

Apollo CMv3: Full TCDS2

Oscillator provides 320 MHz to extract 40 MHz from TCDS2 stream

FPGA #1




Rev 09, 14 Jul 2024

10

Apollo CMv3: Lightweight TCDS2 "A"

40 MHz backplane clock drives synths, which then drive everything




Rev 09, 14 Jul 2024

11

Apollo CMv3: Lightweight TCDS2 "B"


320 MHz backplane clock drives synths, 40 MHz backplane clock to logic



Rev 09, 14 Jul 2024


Apollo CMv3: Lightweight TCDS2 "C"

40 MHz recovered and used internally



Rev 09, 14 Jul 2024


Apollo CMv3: MCU Connections and Internal Resources



Rev 09, 14 Jul 2024

2.01: SM POWER AND CONTROL CONNECTOR

THE "POWER_OK" SIGNAL WILL BE ASSERTED WHEN THE MCU HAS FINISHED TURNING ON ALL FPGA POWER SUPPLIES, AND THEY ARE ALL GOOD.




POWER OK LED

THE CURRENT SENSE RESISTOR IS A 4-WIRE DEVICE. A RESISTANCE OF 1 MILLIOHMS AND A CURRENT OF 30 AMPS WILL PRODUCE A VOLTAGE OF 30 MILLIVOLTS. THE SENSE AMPLIFIER HAS A GAIN OF 100, YIELDING 3.0 VOLTS AT 30 AMPS. THIS EQUALS 360 WATTS.

THIS DIVIDER FOLLOWING THE AMPLIFIER ALLOWS THE AMPLIFIER OUTPUT TO EXCEED THE 2.5 VOLT FULL-SCALE INPUT LIMIT OF THE MCU. WITH $R_{top}=2K$ AND $R_{bottom}=10K$, THE SCALE FACTOR NEEDED IN THE MCU IS 12.5 AMPS PER VOLT AND THE MAXIMUM CURRENT BEFORE SATURATION IS 30 AMPS (360 WATTS).

V_12V
 $R = 0.001 \text{ OHM}$
GAIN = 100 V/V
DIVIDER = 83%
SCALE = 12.5 AMPS PER VOLT



THESE ARE THE SIGNAL NAMES ON THE SMv2

/PS_RST IS NOT USED IN THIS DESIGN

ZERO-OHM RESISTORS ON PIN 4 AND PIN 20 ARE PLACED ADJACENT TO EACH OTHER. IF "TX" AND "RX" NEED TO BE SWAPPED, REMOVE AND ROTATE THE JUMPERS BY 90 DEGREES.

THE SAME IS TRUE FOR THE RESISTORS ON PIN 5 AND PIN 21.

I2C0 IS A SLAVE INTERFACE. IT IS CONNECTED TO THE IPMC ON THE SM.

I2C8 CAN BE A MASTER OR A SLAVE. IT IS USED TO GET MONITORING DATA INTO THE ZYNQ. ON CMv1, THIS IS THE UART#4 PATH. IT IS CONNECTED TO THE ZYNQ ON THE SM.

I2C6 IS AVAILABLE FOR FUTURE USE. IT IS CONNECTED TO THE CPLD ON THE SM. PULLUPS ARE NOT INSTALLED.


THE I2C7 PINS ARE INITIALLY USED FOR UART#3 CONNECTIONS TO THE IPMC ON THE SM. PULLUPS ARE NOT INSTALLED.

THE I2C9 PINS ARE INITIALLY USED FOR UART#0 CONNECTIONS TO THE ZYNQ ON THE SM. THIS PROVIDES A BOOTLOADER FUNCTION FOR THE MCU. PULLUPS ARE NOT INSTALLED.


IF THE SERVICE BLADE HAS I2C PULLUP RESISTORS, THEN THESE RESISTORS SHOULD BE A LARGE VALUE, JUST SUFFICIENT TO HOLD THE CONTROLLER INPUTS HIGH. IF THE SERVICE BLADE DOES NOT HAVE I2C PULLUP RESISTORS, THEN THESE NEED TO BE AN APPROPRIATE VALUE FOR I2C OPERATION.

TM4C SLAVE I2C ADDR = 0X40

TM4C1290 I2C ADDRESS:
ASSIGN A SLAVE ADDRESS TO THIS DEVICE BY WRITING A VALUE INTO THE "I2CSOAR" REGISTER.



FOR STANDALONE USB-TO-UART CONNECTION, USE DIGIKEY 768-1015 (FTDI TTL-232R-3V3). CONNECT IT TO AN ADAPTER THAT PLUGS INTO CONNECTOR P1. USE PIN 5 (SM_ZYNQ_TX) AND PIN 21 (SM_ZYNQ_RX).







THE SIGNALS THAT START WITH "MGT" ARE HIGH SPEED DIFFERENTIAL PAIRS CONNECTED TO GIGABIT TRANSCEIVERS. THEY ARE INTENDED FOR EITHER PCIe OR AXI-C2C. AC COUPLING CAPACITORS ARE ASSUMED TO BE ON THE SM.

FPGA#1 AND BACKPLANE CLOCK SIGNALS


FPGA#2 SIGNALS

40 MHZ LHC CLOCK FANOUT




ERM8-013-01-L-D-RA-DS


2.03: MCU AND FPGA JTAG




FRONT PANEL
FPGA JTAG




FP JTAG




FP JTAG



FP JTAG




IF "JTAG_FROM_SM" IS ASSERTED, THE
FPGA JTAG CHAIN WILL BE DRIVEN BY
SIGNALS FROM THE SM. IF IT IS NEGATED
THE FPGA JTAG CHAIN WILL BE DRIVEN
FROM THE FRONT PANEL CONNECTOR.



FRONT PANEL
MCU JTAG


THE MCU CAN BE RUN IN "JTAG" MODE OR "ARM SWD" MODE.



FP JTAG

THESE VOLTAGE TRANSLATORS CONVERT THE 1.8 VOLT LOGIC LEVEL FROM THE LAST FPGA TO THE 3.3 VOLT LOGIC LEVEL USED ON THE SM OR THE EXTERNAL PROGRAMMER.


SM JTAG




FPGA#2
JTAG
BYPASS

IF THE FPGA IS INSTALLED AND PART OF THE JTAG CHAIN, INSTALL 0.0 OHM AT "IN CHAIN" SITE, AND OMIT 0.0 OHM AT "BYPASS" SITE.

IF THE FPGA IS NOT INSTALLED,
INSTALL 0.0 OHM AT "BYPASS" SITE,
AND OMIT 0.0 OHM AT "IN CHAIN" SITE.



FPGA#1
JTAG
BYPASS




APOLLO CM v3

Title	2.03: MCU AND FPGA JTAG
-------	-------------------------

Size	Document Number
	6089-127

Date: Wednesday, October 16, 2024 Sheet 14 of 81

2.04: MCU I/O AND POWER





AS PER TABLE 25.7 OF THE TM4C1290 MANUAL, THE UNUSED "/WAKE" PIN GET TIED TO GND AND "/HIB" IS NC.

THE ACTIVE-LO "/RESET" INPUT WILL BE ASSERTED WHEN EITHER OF THE FOLLOWING ARE TRUE:
1) POWER HAS JUST BEEN APPLIED
2) THE SERVICE MODULE IS ATTACHED AND IS HOLDING "SM_TO_CM_PWR_EN" LO.

IF THE SERVICE MODULE IS NOT ATTACHED, THE PULLUP RESISTOR ON "SM_TO_CM_PWR_EN" WILL ASSERT THAT SIGNAL AND ALLOW THE BOARD TO POWER UP.


IF THE CAPACITOR IS OMITTED, THE DURATION OF THE RESET SIGNAL WILL BE 20 MSEC. A CAPACITOR WILL ALLOW A RESET DURATION BETWEEN 1.25 MSEC AND 10 SEC.

SM_TO_CM_PWR_EN [12]




MCU ENABLED LED
THE "MCU_ENABLED" SIGNAL WILL BE ASSERTED WHEN THE 3.3V MANAGEMENT SUPPLY IS GOOD AND THE "SM_TO_CM_PWR_EN" SIGNAL FROM THE SERVICE MODULE IS HIGH.

AS PER TABLE 26.15 OF THE TM4C1290 MANUAL, THE "VDDC" PINS GET TIED TOGETHER AND CONNECTED TO A CAPACITOR BETWEEN 2.5 UF AND 4 UF WITH LESS THAN 100 MILLIOHMS SERIES RESISTANCE..




AS PER TABLE 25.7 OF THE TM4C1290 MANUAL, THE UNUSED "VBAT" PIN GET TIED TO VDD.

2.05: UTILITY CLOCK




2.06: REFCLK SYNTHESIZER R0A



2.07: REFCLK SYNTHESIZER R0B




THE REFERENCE CLOCK 0 SYNTHESIZER "B" CAN BE DRIVEN BY A LOCAL CRYSTAL, THE OUTPUT OF SYNTHESIZER "A", THE 40 MHZ LHC CLOCK FROM THE BACKPLANE, OR THE OPTIONAL FRONT PANEL CONNECTOR. THE LHC CLOCK WOULD BE USED FOR SYSTEM-WIDE SYNCHRONOUS COMMUNICATION.



LHC_CLK
ALWAYS 40 MHZ

OPTIONAL FRONT PANEL CONNECTOR FOR AN LVDS EXTERNAL CLOCK.

THE CONNECTOR IS A "USB 2.0 MINI-B" STYLE.
SEE SHEET 2.09 FOR A PICTURE.




TO SYNTH
"R0 A"

A HI LEVEL ON THE "I2C_SEL" PIN
ENABLES I2C PROGRAMMING MODE.
THE CHIP HAS AN INTERNAL PULLUP.

A LOW LEVEL ON THE "/OE" PIN WILL
ENABLE THE OUTPUTS. THE CHIP
HAS AN INTERNAL PULLDOWN.

THE "FINC" AND "FDEC" PINS HAVE
INTERNAL PULLDOWNS AND CAN
BE LEFT UNCONNECTED.



I2C ADDR = 0X77
REFCLK R0B SYNTHESIZER

ALL CLOCK NETWORKS USE AC COUPLED LVDS.


THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS DIFFCLK" ELECTRICAL CONSTRAINT SET.

bc = BEFORE CAPACITOR


ac = AFTER CAPACITOR

2.08: REFCLK R0 FANOUT


FPGA#1 LEFT




FPGA#1 LEFT




FPGA#1 RIGHT




FPGA#1 RIGHT




FPGA#2 LEFT




FPGA#2 LEFT



FPGA#2 RIGHT



FPGA#2 RIGHT




ALL GTY CLOCK NETWORKS USE AC COUPLED LVDS.
ALL LOGIC CLOCK NETWORKS USE DC COUPLED
LVDS, WITH ZERO-OHM RESISTORS ON THE
CAPACITOR PADS.

THE CLOCK NETS MUST BE ASSIGNED TO
DIFFERENTIAL PAIRS, AND MUST BE PART OF THE
"ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.


bc = BEFORE CAPACITOR
ac = AFTER CAPACITOR

APOLLO CM v3			
Title	2.08: REFCLK R0 FANOUT		
Size	Document Number	Rev	
	6089-127	A	
Date:	Wednesday, October 16, 2024	Sheet	19 of 81


2.10: REFCLK SYNTHESIZER R1B



2.11: REFCLK SYNTHESIZER R1C





2.12: LEDS AND LEVEL SHIFTERS



THE PREFIX "lov" MEANS "LOW VOLTAGE", AND IS THE 1.8 VOLT FPGA SIDE OF THE LEVEL SHIFTER.


THE PREFIX "hiv" MEANS "HIGH VOLTAGE, AND IS THE 3.3 VOLT SIDE OF THE LEVEK SHIFTER.




2.13: C2C AND TCDS QUADS

THE "AB" QUADS ARE DEDICATED TO TCDS SIGNALS. THE "L" QUADS ARE DEDICATED TO C2C SIGNALS. TCDS AND C2C NETS COME FROM THE SERVICE BOARD HIGH SPEED CONNECTORS

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.





THE CROSS-CONNECT SIGNALS ON GTY CHANNEL 3 ARE USED TO TRANSFER TCDS DATA FROM THE FPGA#1 MASTER TO THE FPGA#2 SLAVE.




THE FORWARDED TCDS2 SIGNALS CONNECT TO CHANNEL 0 OF THE TCDS QUAD. THIS ALLOWS THE SAME FPGA CODE TO BE USED ON BOTH FPGAS.

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.
THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.



3.01: POWER MANAGEMENT M3V3



GENERAL NOTES:


V_M3V3 IS THE "MANAGEMENT" POWER. IT PROVIDES POWER TO THE POWER SEQUENCING CIRCUIT. IT IS ALWAYS ON WHEN +12V IS SUPPLIED TO THE BOARD.

UNLESS NOTED, PLACE ALL OF THE CAPACITORS ON THIS SHEET
NEAR THE ASSOCIATED REGULATOR

NOTES:

- NOTE 1 THIS DEVICE DOES NOT REQUIRE ANY EXTERNAL INPUT CAPACITORS.
- NOTE 2 THIS DEVICE DOES NOT REQUIRE ANY EXTERNAL OUTPUT CAPACITORS.
- NOTE 3 UNDERVOLTAGE LOCKOUT RESISTOR
 $R = 14.81 * (6.81 / ((6.81 * V_{en}) - 18.16))$
A 4.7K RESISTOR GIVES 5.8 VOLTS MINIMUM TURNON VOLTAGE
- NOTE 4 OUTPUT SETPOINT RESISTOR
 $R = 1.182 / (V_{OUT} - 0.591)$
FOR 3.3 VOLTS, R = 436 OHMS (IF R=432 THEN V=3.327)
- NOTE 5 THE CURRENT SENSE RESISTOR IS A 4-WIRE DEVICE. A RESISTANCE OF 5 MILLIOHMS AND A CURRENT OF 5 AMPS WILL PRODUCE A VOLTAGE OF 25 MILLIVOLTS.
- THE LDO06C REGULATOR IS RATED FOR 6 AMPS. IF MORE THAN 5 AMPS IS REQUIRED, THE SENSE RESISTOR WILL NEED TO BE LESS THAN 5 MILLIOHMS.

APOLLO CM v3			
Title			
3.01: POWER MANAGEMENT M3V3			
Size	Document Number		Rev
	6089-127		A
Date:	Wednesday, October 16, 2024	Sheet	25 of 81



SPECIFIC NOTES:


- NOTE 1 THE RESISTOR ON THE "SYNC" PIN SELECTS THE SWITCHING FREQUENCY. SEE TABLE 8 OF THE LGA80D TECHNICAL REFERENCE NOTE. THE FREQUENCY CAN BE CHANGED VIA I2C. DIFFERENT FREQUENCIES ARE SELECTED FOR DIFFERENT SUPPLIES, SO THAT THEY DON'T ALL SWITCH AT THE SAME TIME. FOR 3.3V, THE FREQUENCY SHOULD BE HIGH IN ORDER TO REDUCR THE PEAK CURRENT.
- OPEN CIRCUIT SELECTS 400 KHZ.
38.3K SELECTS 800 KHZ.
- NOTE 2 THE RESISTOR ON THE "ADDR" PIN SELECTS THE MODULE'S I2C (OR SMBUS) ADDRESS. SEE TABLE 7 OF THE LGA80D TECHNICAL REFERENCE NOTE. SINCE EACH LGA80D IS ON A DIFFERENT I2C BUS, ADDRESSES ARE REUSED. THERE ARE RULES ABOUT 2-OUTPUT MODULES, AND 4 -PHASE MASTER/SLAVE MODULES.
- V_3V3/V_1V8: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_AVCC/V_F1_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F2_AVCC/V_F2_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_INT MASTER: R=12.1K -> ADDR = 0X44
V_F1_INT SLAVE: R=11K -> ADDR = 0X43
V_F2_INT MASTER: R=12.1K -> ADDR = 0X44
V_F2_INT SLAVE: R=11K -> ADDR = 0X43
- NOTE 3 THE RESISTOR ON THE "ASCRCFG" PIN CONTROLS THE CHARGE MODE. SEE TABLE 10 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- WITHOUT PRIOR KNOWLEDGE OF THE PERFORMANCE, LEAVE THESE PINS "OPEN" FOR GAINS OF 500.
- NOTE 4 THE RESISTOR ON THE "CFG" PIN SELECTS THE OPERATING MODE. SEE TABLE 9 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- R=11K SELECTS 2-OUTPUT @ 35A(avg)/45A(ovc) EACH.
- NOTE 5 THE POWER_GOOD "PG" SIGNALS ARE, BY DEFAULT, SUPPOSED TO BE PUSH-PULL SIGNALS. THE VOLTAGE SOURCE CAN BE AS MUCH AS 6 VOLTS. IN ACTUALITY, SOME ARE PUSH-PULL AT 2.5 VOLTS AND OTHERS ARE OPEN DRAIN.
- UNLESS ONE SEES UNITS THAT ARE PUSH-PULL AND PUT OUT MORE THAN 3.3 VOLTS, THE CONFIGURATION WITH A 121K PULLUP AND A 10K SERIES RESISTOR WILL SUPPORT BOTH CONFIGURATIONS. THE LOW OUTPUT WILL BE ABOUT 0.25 VOLTS, WHICH IS LOW ENOUGH FOR THE MCU. THE HIGH OUTPUT WILL BE 2.5 VOLTS FOR PUSH-PULL AND 3.3 VOLTS FOR OPEN-DRAIN.
- IF THE PUSH-PULL VOLTAGE IS AS HIGH AS 6 VOLTS, THE 10K SERIES RESISTOR WILL LIMIT THE CURRENT TO LESS THAN 270 MICRO-AMPS. THIS SHOULD PROTECT THE MCU OR "AND" GATE INPUTS.
- NOTE 6 THE "ENABLE" INPUTS ON THE POWER MODULES MUST BE HIGH FOR THE MODULES TO OPERATE.
- THE PULLDOWN WILL HOLD THE "ENABLE" INPUT LOW, UNLESS THE DRIVER IS FORCING IT HIGH.
- NOTE 7 PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.
- NOTE 8 RSET = 147K FOR 3.3V
RSET = 61.9K FOR 1.8V
- NOTE 9 SPREAD THESE CAPACITORS AROUND THE BOARD

GENERAL NOTES:

UNLESS NOTED, PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

APOLLO CM v3		
Title		
3.02: POWER GLOBAL 3.3V AND 1.8V		
Size	Document Number	Rev
	6089-127	A
Date:	Wednesday, October 16, 2024	Sheet 26 of 81

3.03: POWER FPGA#1 INTERNAL




- NOTE 5 THE POWER GOOD "PG" SIGNALS ARE, BY DEFAULT, SUPPOSED TO BE PUSH-PULL SIGNALS. THE VOLTAGE SOURCE CAN BE AS MUCH AS 6 VOLTS. IN ACTUALITY, SOME ARE PUSH-PULL AT 2.5 VOLTS AND OTHERS ARE OPEN DRAIN.
- UNLESS ONE SEES UNITS THAT ARE PUSH-PULL AND PUT OUT MORE THAN 3.3 VOLTS, THE CONFIGURATION WITH A 121K PULLUP AND A 10K SERIES RESISTOR WILL SUPPORT BOTH CONFIGURATIONS. THE LOW OUTPUT WILL BE ABOUT 0.25 VOLTS, WHICH IS LOW ENOUGH FOR THE MCU. THE HIGH OUTPUT WILL BE 2.5 VOLTS FOR PUSH-PULL AND 3.3 VOLTS FOR OPEN-DRAIN.
- IF THE PUSH-PULL VOLTAGE IS AS HIGH AS 6 VOLTS, THE 10K SERIES RESISTOR WILL LIMIT THE CURRENT TO LESS THAN 270 MICRO-AMPS. THIS SHOULD PROTECT THE MCU OR "AND" GATE INPUTS.
- NOTE 6 THE "ENABLE" INPUTS ON THE POWER MODULES MUST BE HIGH FOR THE MODULES TO OPERATE.
- THE PULLDOWN WILL HOLD THE "ENABLE" INPUT LOW, UNLESS THE DRIVER IS FORCING IT HIGH.
- NOTE 7 PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.
- NOTE 8 RSET = 16.2K FOR 0.85V
- NOTE 9 THE MASTER IS LABELED "A". THE SLAVE IS LABELED "B".
- NOTE 10 PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

NOTES:

- NOTE 1 THE RESISTOR ON THE "SYNC" PIN SELECTS THE SWITCHING FREQUENCY. COMMUNICATION WITH ARTESYN STATED THAT THE RESISTOR SHOULD BE OMITTED FOR 4-PHASE APPLICATIONS. THE FREQUENCY SHOULD BE PROGRAMMED VIA THE I2C CONNECTION TO 457 KHZ.
- NOTE 2 THE RESISTOR ON THE "ADDR" PIN SELECTS THE MODULE'S I2C (OR SMBUS) ADDRESS. SEE TABLE 7 OF THE LGA80D TECHNICAL REFERENCE NOTE. SINCE EACH LGA80D IS ON A DIFFERENT I2C BUS, ADDRESSES ARE REUSED. THERE ARE RULES ABOUT 2-OUTPUT MODULES, AND 4-PHASE MASTER/SLAVE MODULES.
- V_3V3/V_1V8: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_AVCC/V_F1_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F2_AVCC/V_F2_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_INT MASTER: R=12.1K -> ADDR = 0X44
V_F1_INT SLAVE: R=11K -> ADDR = 0X43
V_F2_INT MASTER: R=12.1K -> ADDR = 0X44
V_F2_INT SLAVE: R=11K -> ADDR = 0X43
- NOTE 3 THE RESISTOR ON THE "ASCRCFG" PIN CONTROLS THE CHARGE MODE. SEE TABLE 10 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- ARTESYN COMMUNICATION SPECIFIED 10K.
- NOTE 4 THE RESISTOR ON THE "CFG" PIN SELECTS THE OPERATING MODE. SEE TABLE 9 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- ARTESYN COMMUNICATION SPECIFIED 110K ON THE MASTER AND 121K ON THE SLAVE FOR 4-PHASE @ 45A(avg)/50A(ovc) EACH.

APOLLO CM v3		
Title		
3.03: POWER FPGA#1 INTERNAL		
Size	Document Number	Rev
	6089-127	A
Date:	Wednesday, October 16, 2024	Sheet 27 of 81

3.04: POWER FPGA#1 GTY TRANSCEIVER



SPECIFIC NOTES:

- NOTE 1 THE RESISTOR ON THE "SYNC" PIN SELECTS THE SWITCHING FREQUENCY. SEE TABLE 8 OF THE LGA80D TECHNICAL REFERENCE NOTE. THE FREQUENCY CAN BE CHANGED VIA I2C. DIFFERENT FREQUENCIES ARE SELECTED FOR DIFFERENT SUPPLIES, SO THAT THEY DON'T ALL SWITCH AT THE SAME TIME.
- OPEN CIRCUIT SELECTS 400 KHZ.
38.3K SELECTS 800 KHZ.
- NOTE 2 THE RESISTOR ON THE "ADDR" PIN SELECTS THE MODULE'S I2C (OR SMBUS) ADDRESS. SEE TABLE 7 OF THE LGA80D TECHNICAL REFERENCE NOTE. SINCE EACH LGA80D IS ON A DIFFERENT I2C BUS, ADDRESSES ARE REUSED. THERE ARE RULES ABOUT 2-OUTPUT MODULES, AND 4 -PHASE MASTER/S�AVE MODULES.
- V_3V3/V_1V8: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_AVCC/V_F1_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F2_AVCC/V_F2_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_INT MASTER: R=12.1K -> ADDR = 0X44
V_F1_INT SLAVE: R=11K -> ADDR = 0X43
V_F2_INT MASTER: R=12.1K -> ADDR = 0X44
V_F2_INT SLAVE: R=11K -> ADDR = 0X43
- NOTE 3 THE RESISTOR ON THE "ASRCFG" PIN CONTROLS THE CHARGE MODE. SEE TABLE 10 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- WITHOUT PRIOR KNOWLEDGE OF THE PERFORMANCE, LEAVE THESE PINS "OPEN" FOR GAINS OF 500.
- NOTE 4 THE RESISTOR ON THE "CFG" PIN SELECTS THE OPERATING MODE. SEE TABLE 9 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- R=12.1K SELECTS 2-OUTPUT @ 45A(avg)/50A(ovc) EACH.
- NOTE 5 THE POWER_GOOD "PG" SIGNALS ARE, BY DEFAULT, SUPPOSED TO BE PUSH-PULL SIGNALS. THE VOLTAGE SOURCE CAN BE AS MUCH AS 6 VOLTS. IN ACTUALITY, SOME ARE PUSH-PULL AT 2.5 VOLTS AND OTHERS ARE OPEN DRAIN.
- UNLESS ONE SEES UNITS THAT ARE PUSH-PULL AND PUT OUT MORE THAN 3.3 VOLTS, THE CONFIGURATION WITH A 121K PULLUP AND A 10K SERIES RESISTOR WILL SUPPORT BOTH CONFIGURATIONS. THE LOW OUTPUT WILL BE ABOUT 0.25 VOLTS, WHICH IS LOW ENOUGH FOR THE MCU. THE HIGH OUTPUT WILL BE 2.5 VOLTS FOR PUSH-PULL AND 3.3 VOLTS FOR OPEN-DRAIN.
- IF THE PUSH-PULL VOLTAGE IS AS HIGH AS 6 VOLTS, THE 10K SERIES RESISTOR WILL LIMIT THE CURRENT TO LESS THAN 270 MICRO-AMPS. THIS SHOULD PROTECT THE MCU OR "AND" GATE INPUTS.
- NOTE 6 THE "ENABLE" INPUTS ON THE POWER MODULES MUST BE HIGH FOR THE MODULES TO OPERATE.
- THE PULLDOWN WILL HOLD THE "ENABLE" INPUT LOW, UNLESS THE DRIVER IS FORCING IT HIGH.
- NOTE 7 PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.
- NOTE 8 RSET = 17.8K FOR 0.9V
RSET = 31.6K FOR 1.2V
- NOTE 9 THE CURRENT SENSE RESISTOR IS A 4-WIRE DEVICE. A RESISTANCE OF 10 MILLIOHMS AND A CURRENT OF 2.5 AMPS WILL PRODUCE A VOLTAGE OF 25 MILLIVOLTS.
- THE LT1764 REGULATOR IS RATED FOR 3 AMPS. IF MORE THAN 2.5 AMPS IS REQUIRED, THE SENSE RESISTOR WILL NEED TO BE LESS THAN 10 MILLIOHMS.
- NOTE 10 IF THE CAPACITOR IS OMITTED, THE DURATION OF THE RESET SIGNAL WILL BE 20 MSEC. A CAPACITOR WILL ALLOW A RESET DURATION BETWEEN 1.25 MSEC AND 10 SEC.


GENERAL NOTES:

ACCORDING TO THE XILINX POWER ESTIMATOR, IF ALL 128 GTYS ARE RUNNING AT 25 GBPS. THE MAXIMUM CURRENT DRAWS WILL BE:
GTY_AVCC = 11.5 AMPS
GTY_AVTT = 30 AMPS
GTY_VCCAUX = 2.5 AMPS


PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

APOLLO CM v3		
Title		
3.04: POWER FPGA#1 GTY TRANSCEIVER		
Size	Document Number	Rev
	6089-127	A
Date:	Wednesday, October 16, 2024	Sheet 28 of 81

3.05: POWER FPGA#2 INTERNAL



3.06: POWER FPGA#2 GTY TRANSCEIVER



I2C ADDR = 0X40 (AND 0X41)

GENERAL NOTES:
ACCORDING TO THE XILINX POWER ESTIMATOR, IF ALL 128 GTYS ARE RUNNING AT 25 GBPS. THE MAXIMUM CURRENT DRAWS WILL BE:
GTY_AVCC = 11.5 AMPS
GTY_AVTT = 30 AMPS
GTY_VCCAUX = 2.5 AMPS


PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

SPECIFIC NOTES:

- NOTE 1 THE RESISTOR ON THE "SYNC" PIN SELECTS THE SWITCHING FREQUENCY. SEE TABLE 8 OF THE LGA80D TECHNICAL REFERENCE NOTE. THE FREQUENCY CAN BE CHANGED VIA I2C. DIFFERENT FREQUENCIES ARE SELECTED FOR DIFFERENT SUPPLIES, SO THAT THEY DON'T ALL SWITCH AT THE SAME TIME.
- OPEN CIRCUIT SELECTS 400 KHZ.
23.7K SELECTS 457 KHZ.
- NOTE 2 THE RESISTOR ON THE "ADDR" PIN SELECTS THE MODULE'S I2C (OR SMBUS) ADDRESS. SEE TABLE 7 OF THE LGA80D TECHNICAL REFERENCE NOTE. SINCE EACH LGA80D IS ON A DIFFERENT I2C BUS, ADDRESSES ARE REUSED. THERE ARE RULES ABOUT 2-OUTPUT MODULES, AND 4 -PHASE MASTER/S�AVE MODULES.
- V_3V3/V_1V8: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_AVCC/V_F1_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F2_AVCC/V_F2_AVTT: R=0 -> ADDR = 0X40 (AND 0X41)
V_F1_INT MASTER: R=12.1K -> ADDR = 0X44
V_F1_INT SLAVE: R=11K -> ADDR = 0X43
V_F2_INT MASTER: R=12.1K -> ADDR = 0X44
V_F2_INT SLAVE: R=11K -> ADDR = 0X43
- NOTE 3 THE RESISTOR ON THE "ASRCFG" PIN CONTROLS THE CHARGE MODE. SEE TABLE 10 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- WITHOUT PRIOR KNOWLEDGE OF THE PERFORMANCE, LEAVE THESE PINS "OPEN" FOR GAINS OF 500.
- NOTE 4 THE RESISTOR ON THE "CFG" PIN SELECTS THE OPERATING MODE. SEE TABLE 9 OF THE LGA80D TECHNICAL REFERENCE NOTE.
- R=12.1K SELECTS 2-OUTPUT @ 45A(avg)/50A(ovc) EACH.
- NOTE 5 THE POWER_GOOD "PG" SIGNALS ARE, BY DEFAULT, SUPPOSED TO BE PUSH-PULL SIGNALS. THE VOLTAGE SOURCE CAN BE AS MUCH AS 6 VOLTS. IN ACTUALITY, SOME ARE PUSH-PULL AT 2.5 VOLTS AND OTHERS ARE OPEN DRAIN.
- UNLESS ONE SEES UNITS THAT ARE PUSH-PULL AND PUT OUT MORE THAN 3.3 VOLTS, THE CONFIGURATION WITH A 121K PULLUP AND A 10K SERIES RESISTOR WILL SUPPORT BOTH CONFIGURATIONS. THE LOW OUTPUT WILL BE ABOUT 0.25 VOLTS, WHICH IS LOW ENOUGH FOR THE MCU. THE HIGH OUTPUT WILL BE 2.5 VOLTS FOR PUSH-PULL AND 3.3 VOLTS FOR OPEN-DRAIN.
- IF THE PUSH-PULL VOLTAGE IS AS HIGH AS 6 VOLTS, THE 10K SERIES RESISTOR WILL LIMIT THE CURRENT TO LESS THAN 270 MICRO-AMPS. THIS SHOULD PROTECT THE MCU OR "AND" GATE INPUTS.
- NOTE 6 THE "ENABLE" INPUTS ON THE POWER MODULES MUST BE HIGH FOR THE MODULES TO OPERATE.
- THE PULLDOWN WILL HOLD THE "ENABLE" INPUT LOW, UNLESS THE DRIVER IS FORCING IT HIGH.
- NOTE 7 PLACE THE ZERO-OHM SENSE RESISTORS NEAR THE LOAD. THEY ARE USED TO FORCE THE SENSE LINES TO BE RUN AS TRACES, RATHER THAN BEING DIRECTLY CONNECTED AT THE REGULATOR. THE SENSE LINES SHOULD BE RUN AS A DIFFERENTIAL PAIR.
- NOTE 8 RSET = 17.8K FOR 0.9V
RSET = 31.6K FOR 1.2V
- NOTE 9 THE CURRENT SENSE RESISTOR IS A 4-WIRE DEVICE. A RESISTANCE OF 10 MILLIOHMS AND A CURRENT OF 2.5 AMPS WILL PRODUCE A VOLTAGE OF 25 MILLIVOLTS.
- THE LT1764 REGULATOR IS RATED FOR 3 AMPS. IF MORE THAN 2.5 AMPS IS REQUIRED, THE SENSE RESISTOR WILL NEED TO BE LESS THAN 10 MILLIOHMS.
- NOTE 10 IF THE CAPACITOR IS OMITTED, THE DURATION OF THE RESET SIGNAL WILL BE 20 MSEC. A CAPACITOR WILL ALLOW A RESET DURATION BETWEEN 1.25 MSEC AND 10 SEC.

APOLLO CM v3		
Title		
3.06: POWER FPGA#2 GTY TRANSCEIVER		
Size	Document Number	Rev
	6089-127	A
Date:	Wednesday, October 16, 2024	Sheet 30 of 81

3.07: POWER FOR FF X12 XMIT



THE TPS73601 REGULATORS ARE SET FOR 3.74 VOLTS. THE LABELS ALL CALL IT 3.8 VOLTS.

- NOTE 1 THE LDO06C DOES NOT REQUIRE ANY EXTERNAL INPUT OR OUTPUT CAPACITORS.
- NOTE 2 THE LDO06C IS ENABLED AT THE SAME TIME AS THE BOARD-WIDE 3.3V SUPPLY.
- NOTE 3 LDO06C OUTPUT SETPOINT RESISTOR
 $R = 1.182 / (V_{OUT} - 0.591)$
FOR 4.0 VOLTS, $R = 0.347$ KOHMS
- NOTE 4 THE MONITORING CHIP EXPECTS 1.8 VOLTS AT THE INPUT, SO THE 4.0 VOLTS IS DIVIDED.
- NOTE 5 THE CURRENT SENSE RESISTOR IS A 4-WIRE DEVICE. A RESISTANCE OF 5 MILLIOHMS AND A CURRENT OF 5 AMPS WILL PRODUCE A VOLTAGE OF 25 MILLIVOLTS.
- NOTE 6 THE LDO06C REGULATOR IS RATED FOR 6 AMPS. IF MORE THAN 5 AMPS IS REQUIRED, THE SENSE RESISTOR WILL NEED TO BE LESS THAN 5 MILLIOHMS.
- NOTE 7 V_4V0 IS ONLY CONNECTED ONTHIS PAGE, EXCEPT FOR MEASURING BY THE MCU ADC.
- NOTE 8 THE TPS73601 REGULATOR SHOULD NOT BE ENABLED UNTIL THE FIREFLY TRANSMITTER TYPE HAS BEEN DETERMINED AND THE VOLTAGE SWITCH IS FOUND TO BE IN THE CORRECT POSITION.
- NOTE 9 PULLDOWNS ARE NEEDED ON THE CONTROL INPUTS, SINCE THE I2C DRIVER DEVICES NEED TO BE CONFIGURED AS OUTPUTS BEFORE THEY CAN CONTOL THE LOGIC LEVEL. THE I2C DRIVERS HAVE A BUILT-IN 100K PULLUP.
- NOTE 10 THE TPS73601 OUTPUT VOLTAGE IS CALCULATED BY:
 $V_{OUT} = 1.204 * ((R_{top} + R_{bot}) / R_{bot})$
IF $R_{top} = 59.0k$ AND $R_{bot} = 28k$, THEN $V_{OUT} = 3.74$ V
- NOTE 11 THE SWITCH IS SHOWN IN THE POSITION TO PROVIDE 3.8 VOLTS TO THE FIREFLY TRANSMITTER. THE "3V8_SEL" SIGNAL WILL BE HIGH.


UNLESS NOTED, PLACE ALL OF THE CAPACITORS ON THIS SHEET NEAR THE ASSOCIATED REGULATOR

V_4V0 IS USED TO SUPPLY THE 3.8 VOLT REGULATORS FOR THE 12-LANE FIREFLY TRANSMITTERS.

IF THE CAPACITOR IS OMITTED, THE DURATION OF THE RESET SIGNAL WILL BE 20 MSEC. A CAPACITOR WILL ALLOW A RESET DURATION BETWEEN 1.25 MSEC AND 10 SEC.

APOLLO CM v3		
Title		
3.07: POWER FOR FF X12 XMIT		
Size	Document Number	Rev
	6089-127	A
Date:	Wednesday, October 16, 2024	Sheet 31 of 81


3.08: VOLT, CUR, TEMP MEASURE



THE ANTI-ALIASING CUTOFF FREQUENCY IS 15.9 KHZ


A 16 MHZ ADC CLOCK PROVIDES A SAMPLING RATE OF 1 MEGA-SAMPLES PER SECOND. IF ALL 20 ADC CHANNELS ARE USED, THE SAMPLE RATE PER CHANNEL IS 50 KILO-SAMPLES PER SECOND, AND THE NYQUIST FREQUENCY IS 25 KHZ.

THE MAXIMUM SOURCE IMPEDANCE FEEDING THE ADC INPUTS IS 500 OHMS.



THE VALUE OF "MCU_VREFA" SETS THE VOLTAGE THAT WILL CORRESPOND TO THE ADC FULL SCALE VALUE OF 4095. THE MINIMUM VOLTAGE IS 2.4 VOLTS.


THIS DESIGN USES 2.5 VOLTS FOR FULL SCALE



THESE ARE TEST POINTS
FOR "GND", DISTRIBUTED
ACROSS THE BOARD.

APOLLO CM v3			
Title			
3.08: VOLT, CUR, TEMP MEASURE			
Size	Document Number		Rev
	6089-127		A
Date:	Wednesday, October 16, 2024	Sheet	32 of 81

3.09: POWER CONTROL




THE ACTIVE-HI "ENABLE" SIGNALS WILL ONLY BE ASSERTED WHEN V_M3V3 IS PRESENT AND THE CONTROLLER OUTPUT IS HIGH. OTHERWISE, PULLDOWN RESISTORS ON THE GATE INPUT AND THE POWER MODULE INPUT WILL KEEP THE ENABLE SIGNALS LOW.

4.01: I2C CONTROLLER


MULTIPLE I2C GROUPS ARE PROVIDED IN ORDER TO SIMPLIFY PROGRAMMING THE CONTROLLER. EACH GROUP OF I2C SLAVES IS LOGICALLY RELATED AND CAN BE CONTROLLED BY ITS OWN TASK.

THE I2C PULLUPS ON THE MCU ARE POWERED FROM V_M3V3.

U70-4
TM4C1290NCPDT_NEW



THE OUTPUTS THAT DRIVE THE "RESET" SIGNALS NEED TO BE OPEN-DRAIN.



THIS EEPROM IS FOR STORING UNCHANGING INFORMATION, LIKE SERIAL NUMBERS OR OTHER BOARD IDENTIFIERS. IT ALSO CONTAINS CONFIGURATION FILES FOR THE SI5395 SYNTHESIZERS.

THE EEPROM IS CONNECTED TO THE I2C BUS THAT RUNS THE CLOCKING CHIPS.

R/W I2C ADDR = 0X50
SEC/CONF I2C ADDR = 0X58
24CS512 I2C ADDRESS:
EEPROM READ OR WRITE
1 0 1 0 A2 A1 A0
RANGE: 0X50 TO 0X57
SECURITY OR CONFIGURATION REGISTER
1 0 1 1 A2 A1 A0
RANGE 0X58 TO 0X5F

INSTALL A ZERO-OHM JUMPER TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER TO SET AN ADDRESS BIT TO '1'.

PWR I2C

CLOCKS I2C


FPGA#2 OPTICS I2C

FPGA#1 OPTICS I2C

FPGA I2C

4.02: I2C POWER CONTROL

POWER THE PULLUPS AND THE BUFFERS FROM V_M3V3 SO THAT THE I2C BUS WILL WORK WHILE CONTROLLING THE REGULAR V_3V3 SUPPLY.




I2C ADDR = 0X70

TCA9548A I2C ADDRESS:
READ OR WRITE
1 1 1 0 A2 A1 A0
RANGE: 0X70 TO 0X77

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.


OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.

4.03: I2C CLOCK CONTROL



4.04: I2C FPGA INTERNALS

THE SYSTEM MONITOR I2C PORTS ON THE FPGAS USE AN I/O VOLTAGE OF 1.8 VOLTS. THE TCA9548A ACTS AS A LEVEL SHIFTER (WHEN POWERED FROM THE LOWER VOLTAGE), AS WELL AS A BUS SWITCH. THE FPGA SIGNAL PULLUPS CONNECT TO 1.8 VOLTS. THE RECOMMENDED PULLUP IS 10K.



I2C ADDR = 0X70

TCA9548A I2C ADDRESS:
READ OR WRITE
1 1 1 0 A2 A1 A0
RANGE: 0X70 TO 0X77

INSTALL A ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '0'.

OMIT THE ZERO-OHM JUMPER
TO SET AN ADDRESS BIT TO '1'.

THE SYSMON I2C PORTS CONNECT TO THE SYSMON MODULE PINS ON THE FPGAS. THE SYSMON MODULES ARE AVAILABLE WHENEVER THE FPGAS ARE POWERED. THE FPGAS DO NOT HAVE TO BE CONFIGURED.


THE GENERIC I2C PORTS CONNECT TO I2C MODULES THAT ARE LOADED AS PART OF THE CONFIGURATION PROCESS. THEY ARE NOT AVAILABLE BEFORE THE FPGA HAS BEEN CONFIGURED.

THE GENERIC MODULES HAVE MORE CAPABILITY THAN THE SYSMON MODULES.

A2	A1	A0	I2C BUS SLAVE ADDRESS
L	L	L	112 (decimal), 70 (hexadecimal)
L	L	H	113 (decimal), 71 (hexadecimal)
L	H	L	114 (decimal), 72 (hexadecimal)
L	H	H	115 (decimal), 73 (hexadecimal)
H	L	L	116 (decimal), 74 (hexadecimal)
H	L	H	117 (decimal), 75 (hexadecimal)
H	H	L	118 (decimal), 76 (hexadecimal)
H	H	H	119 (decimal), 77 (hexadecimal)


APOLLO CM v3			
Title			
4.04: I2C FPGA INTERNALS			
Size	Document Number		Rev
	6089-127		A
Date:	Wednesday, October 16, 2024	Sheet	37 of 81

4.05: I2C FPGA#1 OPTICS



I2C REGISTER PIN ASSIGNMENTS ARE SCRAMBLED COMPARED TO PREVIOUS CM VERSIONS




4.06: I2C FPGA#2 OPTICS



I2C REGISTER PIN ASSIGNMENTS ARE SCRAMBLED COMPARED TO PREVIOUS CM VERSIONS

5.01: FPGA#1 GND






BYPASS CAPACITOR VALUES AND QUANTITIES FROM "UG583 UltraScale Architecture PCB Design"

APOLLO CM v3			
Title 5.02: FPGA#1 POWER INTERNAL			
Size	Document Number 6089-127		Rev A
Date:	Wednesday, October 16, 2024	Sheet	41 of 81

5.03: FPGA#1 GTY TRANSCEIVER POWER




REFER TO THE GTY USER GUIDE FOR DETAILS ON TRACE ROUTING FOR THE MGTTRREF RESISTOR.

PLACE CAPACITORS AND RESISTORS THAT ARE ON THIS SHEET NEAR THE BGA PINS.

APOLLO CM v3		
Title		
5.03: FPGA#1 GTY TRANSCEIVER POWER		
Size	Document Number	Rev
	6089-127	A
Date:	Wednesday, October 16, 2024	Sheet 42 of 81

5.04: FPGA#1 CONFIGURATION





5.05: FPGA#1 SYSTEM MONITOR

FOR THE VU9P, THE MASTER SLR INDEX IS SLR1, AND THE SLAVE SLR INDEX ARE SLR0 AND SLR2.

FOR THE VU13P, THE MASTER SLR INDEX IS SLR1, AND THE SLAVE SLR INDEX ARE SLR0, SLR2, AND SLR3.


ONLY THE MASTER SLR IS ACCESSABLE FROM THE I2C CONNECTIONS.








OMIT "VREF" AND "VRP" RESISTORS
ON UNUSED I/O BANKS.



F1 LOGIC
TCDS 40MHZ INPUT




LHC_CLK
ALWAYS 40 MHZ



THIS IS THE 40 MHZ RECOVERED TCDS
CLOCK. USING BANK 62 KEEPS THIS
INTHE SAME SLR AS THE TCDS LOGIC.



OMIT "VREF" AND
"VRP" RESISTORS ON
UNUSED I/O BANKS.



OMIT "VREF" AND
"VRP" RESISTORS ON
UNUSED I/O BANKS.

APOLLO CM v3

Title
5.06 FPGA#1 I/O SLR0

Size	Document Number	Rev
	6089-127	A
Date:	Wednesday, October 16, 2024	Sheet 45 of 81

THE SYSTEM MONITOR I2C PORTS ON THE
FPGAS USE AN I/O VOLTAGE OF 1.8 VOLTS. THE
TCA9548A ACTS AS A LEVEL SHIFTER AS WELL
AS A BUS SWITCH. THE FPGA SIGNAL PULLUPS
CONNECT TO 1.8 VOLTS.

I2C_SDA_F1_SYSMON [37]
I2C_SCL_F1_SYSMON [37]


BANK 65 CONTAINS MANY DUAL-FUNCTION
PINS THAT CAN BE USED DURING
CONFIGURATION. THOSE PINS WILL BE
MARKED AS "NO CONNECT" AND SHOULD
NOT BE USED FOR NORMAL LOGIC.

GND R357
240
0402




ac_nF1_XTAL_200 [16]
ac_pF1_XTAL_200 [16]
GND

R372
240
0402




APOLLO CM v3			
Title			
5.07 FPGA#1 I/O SLR1			
Size	Document Number		Rev
	6089-127		A
Date:	Wednesday, October 16, 2024	Sheet	46 of 81

APOLLO CM v3	
Title	5.08: FPGA#1 I/O SLR2



5.09: FPGA#1 I/O SLR3




THIS CONNECTOR IS LOCATED ON THE FRONT PANEL. IT IS A RE-PURPOSED 19-PIN HDMI CONNECTOR. IT WAS CHOSEN BECAUSE THE PINS ARE RECESSED AND CANNOT BE TOUCHED, AND BECAUSE THE STANDARD CABLES OFFER 5 HIGH-SPEED SHIELDED PAIRS AND 4 UNCOMMITTED WIRES.



TWO UNCOMMITTED WIRES ARE USED FOR SINGLE-ENDED SIGNALS, ONE FOR 3.3 VOLTS, AND ONE FOR GND.

THE CONNECTOR SITE IS INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.


THE "F1_TEST_CONN_0" SIGNAL IS CONNECTED TO GLOBAL CLOCK CAPABLE INPUT PINS.



PIN ASSIGNMENT



6.01: FPGA#2 GND




R442 10K 0603 \rightarrow V_M3V3

GND Y6 \leftarrow [23] /F2_INSTALLED

IF THE FPGA IS INSTALLED, THEN THE ACTIVE-LO "/F2_INSTALLED" SIGNAL WILL BE PULLED TO GND. IF THE FPGA IS NOT INSTALLED, THE SIGNAL WILL BE HI.

ANY FPGA GND PIN CAN BE USED.

6.03: FPGA#2 GTY TRANSCEIVER POWER





REFER TO THE GTY USER GUIDE FOR DETAILS ON TRACE ROUTING FOR THE MGTTRREF RESISTOR.

PLACE CAPACITORS AND RESISTORS THAT ARE ON THIS SHEET NEAR THE BGA PINS.


APOLLO CM v3		
Title		
6.03: FPGA#2 GTY TRANSCEIVER POWER		
Size	Document Number	Rev
	6089-127	A
Date:	Wednesday, October 16, 2024	Sheet 52 of 81

6.04: FPGA#2 CONFIGURATION







6.06 FPGA#2 I/O SLR0



OMIT "VREF" AND
"VRP" RESISTORS ON
UNUSED I/O BANKS.

APOLLO CM v3			
Title			
6.06 FPGA#2 I/O SLR0			
Size	Document Number		Rev
	6089-127		A
Date:	Wednesday, October 16, 2024	Sheet	55 of 81








THE "F2F1_SPARE" SIGNALS ARE OUTPUTS FROM F2 AND INPUTS TO F1. THE "F1F2_SPARE" SIGNALS ARE OUTPUTS FROM F1 AND INPUTS TO F2. THEY ARE INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS BETWEEN THE TWO FPGAS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.

THE "_SPARE2" SIGNALS ARE CONNECTED TO CLOCK INPUT PINS ON THE FPGA

6.09: FPGA#2 I/O SLR3



THE "F2_HDRnn" SIGNALS ARE CONNECTED FROM THE FPGA TO PADS ON THE BOTTOM SIDE OF THE BOARD. A 20-PIN HEADER CAN BE ATTACHED. THESE SIGNALS ARE FOR DEBUGGING, OR FUTURE USE. HDR01 AND HDR02 ARE CONNECTED TO CLOCK-CAPABLE INPUTS.




THIS CONNECTOR IS LOCATED ON THE FRONT PANEL. IT IS A RE-PURPOSED 19-PIN HDMI CONNECTOR. IT WAS CHOSEN BECAUSE THE PINS ARE RECESSED AND CANNOT BE TOUCHED, AND BECAUSE THE STANDARD CABLES OFFER 5 HIGH-SPEED SHIELDED PAIRS AND 4 UNCOMMITTED WIRES.



TWO UNCOMMITTED WIRES ARE USED FOR SINGLE-ENDED SIGNALS, ONE FOR 3.3 VOLTS, AND ONE FOR GND.

THE CONNECTOR SITE IS INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.

THE "F2_TEST_CONN_0" SIGNAL IS CONNECTED TO GLOBAL CLOCK CAPABLE INPUT PINS.




PIN ASSIGNMENT





QUAD "L" WIRING FOR FPGA#1 CAN BE FOUND ON SHEET 2.13: C2C AND TCDS QUADS

APOLLO CM v3		
Title		
7.01: FPGA#1 SM C2C ON QUAD L		
Size	Document Number	Rev
	6089-127	A
Date:	Wednesday, October 16, 2024	Sheet 60 of 81

7.02: FPGA#1 FF#1 X12 ON QUADS AC AD AE



7.03: FPGA#1 FF#2 X12 ON QUADS Q R S



THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U77-28
FPGA_VU13P_A2577
Q GTY QUAD 125

pF1_FF2_RECV11 AU50 MGTYPX0_125
nF1_FF2_RECV11 AU51 MGTYPX0_125
pF1_FF2_XMIT11 AU45 MGTYPX0_125
nF1_FF2_XMIT11 AU46 MGTYPX0_125
pF1_FF2_RECV10 AT48 MGTYPX1_125
nF1_FF2_RECV10 AT49 MGTYPX1_125
pF1_FF2_XMIT10 AT43 MGTYPX1_125
nF1_FF2_XMIT10 AT44 MGTYPX1_125
pF1_FF2_RECV9 AR50 MGTYPX2_125
nF1_FF2_RECV9 AR51 MGTYPX2_125
pF1_FF2_XMIT9 AR45 MGTYPX2_125
nF1_FF2_XMIT9 AR46 MGTYPX2_125
pF1_FF2_RECV8 AP48 MGTYPX3_125
nF1_FF2_RECV8 AP49 MGTYPX3_125
pF1_FF2_XMIT8 AP43 MGTYPX3_125
nF1_FF2_XMIT8 AP44 MGTYPX3_125

U77-29
FPGA_VU13P_A2577
R GTY QUAD 126

AM39 MGTREFCLK0P_126
AM40 MGTREFCLK0N_126
AL41 MGTREFCLK1P_126
AL42 MGTREFCLK1N_126

pF1_FF2_RECV7 AN50 MGTYPX0_126
nF1_FF2_RECV7 AN51 MGTYPX0_126
pF1_FF2_XMIT7 AN45 MGTYPX0_126
nF1_FF2_XMIT7 AN46 MGTYPX0_126
pF1_FF2_RECV6 AM48 MGTYPX1_126
nF1_FF2_RECV6 AM49 MGTYPX1_126
pF1_FF2_XMIT6 AM43 MGTYPX1_126
nF1_FF2_XMIT6 AM44 MGTYPX1_126
pF1_FF2_RECV5 AL50 MGTYPX2_126
nF1_FF2_RECV5 AL51 MGTYPX2_126
pF1_FF2_XMIT5 AL45 MGTYPX2_126
nF1_FF2_XMIT5 AL46 MGTYPX2_126
pF1_FF2_RECV4 AK48 MGTYPX3_126
nF1_FF2_RECV4 AK49 MGTYPX3_126
pF1_FF2_XMIT4 AK43 MGTYPX3_126
nF1_FF2_XMIT4 AK44 MGTYPX3_126

U77-30
FPGA_VU13P_A2577
S GTY QUAD 127

AJ41 MGTREFCLK0P_127
AJ42 MGTREFCLK0N_127
AG41 MGTREFCLK1P_127
AG42 MGTREFCLK1N_127

pF1_FF2_RECV3 AJ50 MGTYPX0_127
nF1_FF2_RECV3 AJ51 MGTYPX0_127
pF1_FF2_XMIT3 AJ45 MGTYPX0_127
nF1_FF2_XMIT3 AJ46 MGTYPX0_127
pF1_FF2_RECV2 AH48 MGTYPX1_127
nF1_FF2_RECV2 AH49 MGTYPX1_127
pF1_FF2_XMIT2 AH43 MGTYPX1_127
nF1_FF2_XMIT2 AH44 MGTYPX1_127
pF1_FF2_RECV1 AG50 MGTYPX2_127
nF1_FF2_RECV1 AG51 MGTYPX2_127
pF1_FF2_XMIT1 AG45 MGTYPX2_127
nF1_FF2_XMIT1 AG46 MGTYPX2_127
pF1_FF2_RECV0 AF48 MGTYPX3_127
nF1_FF2_RECV0 AF49 MGTYPX3_127
pF1_FF2_XMIT0 AF43 MGTYPX3_127
nF1_FF2_XMIT0 AF44 MGTYPX3_127

ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.


XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

RCV PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

APOLLO CM v3

Title
7.03: FPGA#1 FF#2 X12 ON QUADS Q R S

Size Document Number
6089-127
Date: Wednesday, October 16, 2024 Sheet 62 of 81

7.04: FPGA#1 FF#3 X12 ON QUADS T U V

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U77-31
FPGA_VU13P_A2577

GTU QUAD 128

AE41
AE42
AC41
AC42
MGTREFCLK0P_128
MGTREFCLK0N_128
MGTREFCLK1P_128
MGTREFCLK1N_128

pF1_FF3_RECV11 AE50
nF1_FF3_RECV11 AE51
pF1_FF3_XMIT11 AE45
nF1_FF3_XMIT11 AE46
pF1_FF3_RECV10 AD48
nF1_FF3_RECV10 AD49
pF1_FF3_XMIT10 AD43
nF1_FF3_XMIT10 AD44
pF1_FF3_RECV9 AC50
nF1_FF3_RECV9 AC51
pF1_FF3_XMIT9 AC45
nF1_FF3_XMIT9 AC46
pF1_FF3_RECV8 AB48
nF1_FF3_RECV8 AB49
pF1_FF3_XMIT8 AB43
nF1_FF3_XMIT8 AB44
MGTYRXP0_128
MGTYRXN0_128
MGTYTXP0_128
MGTYTXN0_128
MGTYRXP1_128
MGTYRXN1_128
MGTYTXP1_128
MGTYTXN1_128
MGTYRXP2_128
MGTYRXN2_128
MGTYTXP2_128
MGTYTXN2_128
MGTYRXP3_128
MGTYRXN3_128
MGTYTXP3_128
MGTYTXN3_128

U77-32
FPGA_VU13P_A2577

GTU QUAD 129

AA41
AA42
Y39
Y40
MGTREFCLK0P_129
MGTREFCLK0N_129
MGTREFCLK1P_129
MGTREFCLK1N_129





pF1_FF3_RECV7 AA50
nF1_FF3_RECV7 AA51
pF1_FF3_XMIT7 AA45
nF1_FF3_XMIT7 AA46
pF1_FF3_RECV6 Y48
nF1_FF3_RECV6 Y49
pF1_FF3_XMIT6 Y43
nF1_FF3_XMIT6 Y44
pF1_FF3_RECV5 W50
nF1_FF3_RECV5 W51
pF1_FF3_XMIT5 W45
nF1_FF3_XMIT5 W46
pF1_FF3_RECV4 V48
nF1_FF3_RECV4 V49
pF1_FF3_XMIT4 V43
nF1_FF3_XMIT4 V44
MGTYRXP0_129
MGTYRXN0_129
MGTYTXP0_129
MGTYTXN0_129
MGTYRXP1_129
MGTYRXN1_129
MGTYTXP1_129
MGTYTXN1_129
MGTYRXP2_129
MGTYRXN2_129
MGTYTXP2_129
MGTYTXN2_129
MGTYRXP3_129
MGTYRXN3_129
MGTYTXP3_129
MGTYTXN3_129

U77-33
FPGA_VU13P_A2577

GTU QUAD 130

W41
W42
V39
V40
MGTREFCLK0P_130
MGTREFCLK0N_130
MGTREFCLK1P_130
MGTREFCLK1N_130

pF1_FF3_RECV3 U50
nF1_FF3_RECV3 U51
pF1_FF3_XMIT3 U45
nF1_FF3_XMIT3 U46
pF1_FF3_RECV2 T48
nF1_FF3_RECV2 T49
pF1_FF3_XMIT2 T43
nF1_FF3_XMIT2 T44
pF1_FF3_RECV1 R50
nF1_FF3_RECV1 R51
pF1_FF3_XMIT1 R45
nF1_FF3_XMIT1 R46
pF1_FF3_RECV0 P48
nF1_FF3_RECV0 P49
pF1_FF3_XMIT0 P43
nF1_FF3_XMIT0 P44
MGTYRXP0_130
MGTYRXN0_130
MGTYTXP0_130
MGTYTXN0_130
MGTYRXP1_130
MGTYRXN1_130
MGTYTXP1_130
MGTYTXN1_130
MGTYRXP2_130
MGTYRXN2_130
MGTYTXP2_130
MGTYTXN2_130
MGTYRXP3_130
MGTYRXN3_130
MGTYTXP3_130
MGTYTXN3_130



ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.

THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

APOLLO CM v3



Title			
7.04: FPGA#1 FF#3 X12 ON QUADS T U V			
Size	Document Number	Rev	
	6089-127	A	
Date: Wednesday, October 16, 2024			
Sheet		63	of 81

7.05: FPGA#1 FF#4 X12 ON QUADS X Y Z

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.



ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.



XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

RECV PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.




THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.




The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

UNUSED CLOCK INPUTS ARE LEFT OPEN.



7.06: FPGA#1 FF#5 X4 ON QUAD AF



ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED

THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS 28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.


HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

7.07: FPGA#1 FF#6 X4 ON QUAD W


THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.



pF1_FF6_RECV0	N50	MGTYRXP0_131
nF1_FF6_RECV0	N51	MGTYRXN0_131
pF1_FF6_XMIT0	N45	MGTYTXP0_131
nF1_FF6_XMIT0	N46	MGTYTXN0_131
pF1_FF6_RECV1	M48	MGTYRXP1_131
nF1_FF6_RECV1	M49	MGTYRXN1_131
pF1_FF6_XMIT1	M43	MGTYTXP1_131
nF1_FF6_XMIT1	M44	MGTYTXN1_131
pF1_FF6_RECV2	L50	MGTYRXP2_131
nF1_FF6_RECV2	L51	MGTYRXN2_131
pF1_FF6_XMIT2	L45	MGTYTXP2_131
nF1_FF6_XMIT2	L46	MGTYTXN2_131
pF1_FF6_RECV3	K48	MGTYRXP3_131
nF1_FF6_RECV3	K49	MGTYRXN3_131
pF1_FF6_XMIT3	K43	MGTYTXP3_131
nF1_FF6_XMIT3	K44	MGTYTXN3_131




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



THE "VAXx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

APOLLO CM v3



Title
7.07: FPGA#1 FF#6 X4 ON QUAD W

Size
6089-127

Date: Wednesday, October 16, 2024

Sheet 66 of 81



Rev
A



QUAD "L" WIRING FOR FPGA#2 CAN BE FOUND ON SHEET 2.13: C2C AND TCDS QUADS

APOLLO CM v3		
Title		
8.01: FPGA#2 SM C2C ON QUAD L		
Size	Document Number	Rev
	6089-127	A
Date:	Wednesday, October 16, 2024	Sheet 68 of 81

8.02: FPGA#2 FF#1 X12 ON QUADS AC AD AE



ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.


XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

RECV PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS


THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.



THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.



The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U78-24
FPGA_VU13P_A2577

AC GTY QUAD 121

BB39	MGTYRX0P_121
BB40	MGTYRXN0_121
BA41	MGTYRXP1_121
BA42	MGTYRXN1_121

pF2_FF1_RECV11	BK34	MGTYRX0P_121
nF2_FF1_RECV11	BK35	MGTYRXN0_121
pF2_FF1_XMIT11	BL37	MGTYTX0P_121
nF2_FF1_XMIT11	BL38	MGTYTXN0_121
pF2_FF1_RECV10	BL32	MGTYRXP1_121
nF2_FF1_RECV10	BL33	MGTYRXN1_121
pF2_FF1_XMIT10	BK39	MGTYTXP1_121
nF2_FF1_XMIT10	BK40	MGTYTXN1_121
pF2_FF1_RECV9	BL46	MGTYRXP2_121
nF2_FF1_RECV9	BL47	MGTYRXN2_121
pF2_FF1_XMIT9	BL41	MGTYTXP2_121
nF2_FF1_XMIT9	BL42	MGTYTXN2_121
pF2_FF1_RECV8	BJ46	MGTYRXP3_121
nF2_FF1_RECV8	BJ47	MGTYRXN3_121
pF2_FF1_XMIT8	BK43	MGTYTXP3_121
nF2_FF1_XMIT8	BK44	MGTYTXN3_121

U78-25
FPGA_VU13P_A2577

AD GTY QUAD 122

AY39	MGTYRX0P_122
AY40	MGTYRXN0_122
AW41	MGTYRXP1_122
AW42	MGTYRXN1_122

pF2_FF1_RECV7	BH48	MGTYRX0P_122
nF2_FF1_RECV7	BH49	MGTYRXN0_122
pF2_FF1_XMIT7	BG41	MGTYTX0P_122
nF2_FF1_XMIT7	BG42	MGTYTXN0_122
pF2_FF1_RECV6	BG50	MGTYRXP1_122
nF2_FF1_RECV6	BG51	MGTYRXN1_122
pF2_FF1_XMIT6	BJ41	MGTYTXP1_122
nF2_FF1_XMIT6	BJ42	MGTYTXN1_122
pF2_FF1_RECV5	BG46	MGTYRXP2_122
nF2_FF1_RECV5	BG47	MGTYRXN2_122
pF2_FF1_XMIT5	BH43	MGTYTXP2_122
nF2_FF1_XMIT5	BH44	MGTYTXN2_122
pF2_FF1_RECV4	BF48	MGTYRXP3_122
nF2_FF1_RECV4	BF49	MGTYRXN3_122
pF2_FF1_XMIT4	BF43	MGTYTXP3_122
nF2_FF1_XMIT4	BF44	MGTYTXN3_122

U78-26
FPGA_VU13P_A2577

AE GTY QUAD 123

AV39	MGTYRX0P_123
AV40	MGTYRXN0_123
AU41	MGTYRXP1_123
AU42	MGTYRXN1_123

pF2_FF1_RECV3	BE50	MGTYRX0P_123
nF2_FF1_RECV3	BE51	MGTYRXN0_123
pF2_FF1_XMIT3	BE45	MGTYTX0P_123
nF2_FF1_XMIT3	BE46	MGTYTXN0_123
pF2_FF1_RECV2	BD48	MGTYRXP1_123
nF2_FF1_RECV2	BD49	MGTYRXN1_123
pF2_FF1_XMIT2	BD43	MGTYTXP1_123
nF2_FF1_XMIT2	BD44	MGTYTXN1_123
pF2_FF1_RECV1	BC50	MGTYRXP2_123
nF2_FF1_RECV1	BC51	MGTYRXN2_123
pF2_FF1_XMIT1	BC45	MGTYTXP2_123
nF2_FF1_XMIT1	BC46	MGTYTXN2_123
pF2_FF1_RECV0	BB48	MGTYRXP3_123
nF2_FF1_RECV0	BB49	MGTYRXN3_123
pF2_FF1_XMIT0	BB43	MGTYTXP3_123
nF2_FF1_XMIT0	BB44	MGTYTXN3_123

8.03: FPGA#2 FF#2 X12 ON QUADS Q R S

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

UNUSED CLOCK INPUTS ARE LEFT OPEN.

U78-28
FPGA_VU13P_A2577
Q GTY QUAD 125

AP39	MGTREFCLK0P_125
AP40	MGTREFCLK0N_125
AN41	MGTREFCLK1P_125
AN42	MGTREFCLK1N_125

pF2_FF2_RECV11	AU50	MGTYRXP0_125
nF2_FF2_RECV11	AU51	MGTYRXN0_125
pF2_FF2_XMIT11	AU45	MGTYTXP0_125
nF2_FF2_XMIT11	AU46	MGTYTXN0_125
pF2_FF2_RECV10	AT48	MGTYRXP1_125
nF2_FF2_RECV10	AT49	MGTYRXN1_125
pF2_FF2_XMIT10	AT43	MGTYTXP1_125
nF2_FF2_XMIT10	AT44	MGTYTXN1_125
pF2_FF2_RECV9	AR50	MGTYRXP2_125
nF2_FF2_RECV9	AR51	MGTYRXN2_125
pF2_FF2_XMIT9	AR45	MGTYTXP2_125
nF2_FF2_XMIT9	AR46	MGTYTXN2_125
pF2_FF2_RECV8	AP48	MGTYRXP3_125
nF2_FF2_RECV8	AP49	MGTYRXN3_125
pF2_FF2_XMIT8	AP43	MGTYTXP3_125
nF2_FF2_XMIT8	AP44	MGTYTXN3_125

U78-29
FPGA_VU13P_A2577
R GTY QUAD 126

AM39	MGTREFCLK0P_126
AM40	MGTREFCLK0N_126
AL41	MGTREFCLK1P_126
AL42	MGTREFCLK1N_126

pF2_FF2_RECV7	AN50	MGTYRXP0_126
nF2_FF2_RECV7	AN51	MGTYRXN0_126
pF2_FF2_XMIT7	AN45	MGTYTXP0_126
nF2_FF2_XMIT7	AN46	MGTYTXN0_126
pF2_FF2_RECV6	AM48	MGTYRXP1_126
nF2_FF2_RECV6	AM49	MGTYRXN1_126
pF2_FF2_XMIT6	AM43	MGTYTXP1_126
nF2_FF2_XMIT6	AM44	MGTYTXN1_126
pF2_FF2_RECV5	AL50	MGTYRXP2_126
nF2_FF2_RECV5	AL51	MGTYRXN2_126
pF2_FF2_XMIT5	AL45	MGTYTXP2_126
nF2_FF2_XMIT5	AL46	MGTYTXN2_126
pF2_FF2_RECV4	AK48	MGTYRXP3_126
nF2_FF2_RECV4	AK49	MGTYRXN3_126
pF2_FF2_XMIT4	AK43	MGTYTXP3_126
nF2_FF2_XMIT4	AK44	MGTYTXN3_126

U78-30
FPGA_VU13P_A2577
S GTY QUAD 127

AJ41	MGTREFCLK0P_127
AJ42	MGTREFCLK0N_127
AG41	MGTREFCLK1P_127
AG42	MGTREFCLK1N_127

pF2_FF2_RECV3	AJ50	MGTYRXP0_127
nF2_FF2_RECV3	AJ51	MGTYRXN0_127
pF2_FF2_XMIT3	AJ45	MGTYTXP0_127
nF2_FF2_XMIT3	AJ46	MGTYTXN0_127
pF2_FF2_RECV2	AH48	MGTYRXP1_127
nF2_FF2_RECV2	AH49	MGTYRXN1_127
pF2_FF2_XMIT2	AH43	MGTYTXP1_127
nF2_FF2_XMIT2	AH44	MGTYTXN1_127
pF2_FF2_RECV1	AG50	MGTYRXP2_127
nF2_FF2_RECV1	AG51	MGTYRXN2_127
pF2_FF2_XMIT1	AG45	MGTYTXP2_127
nF2_FF2_XMIT1	AG46	MGTYTXN2_127
pF2_FF2_RECV0	AF48	MGTYRXP3_127
nF2_FF2_RECV0	AF49	MGTYRXN3_127
pF2_FF2_XMIT0	AF43	MGTYTXP3_127
nF2_FF2_XMIT0	AF44	MGTYTXN3_127

ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

RECV PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.

THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.








The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

APOLLO CM v3

Title
8.03: FPGA#2 FF#2 X12 ON QUADS Q R S

Size	Document Number	Rev
	6089-127	A

Date: Wednesday, October 16, 2024 Sheet 70 of 81



ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.

THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

APOLLO CM v3



Title			
8.04: FPGA#2 FF#3 X12 ON QUADS T U V			
Size	Document Number	Rev	
	6089-127	A	
Date:	Wednesday, October 16, 2024	Sheet	71 of 81

8.05: FPGA#2 FF#4 X12 ON QUADS X Y Z

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.



ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.


XMIT PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

RECV PORT ADDRESSING
0x54 = 7 BIT ADDRESS
0xA8 = 8 BIT WRITE ADDRESS
0xA9 = 8 BIT READ ADDRESS


THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME SIDE OF THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.








THE "Vaxx" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.




The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

UNUSED CLOCK INPUTS ARE LEFT OPEN.



8.06: FPGA#2 FF#5 X4 ON QUAD AF



APOLLO CM v3

Title
8.06: FPGA#2 FF#5 X4 ON QUAD AF

Size Document Number
6089-127

Date: Wednesday, October 16, 2024 Sheet 73 of 81

Rev
A

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

ac_pF2L_R0_W [19]


ac_nF2L_R0_W [19]

ac_pF2L_R1_W [20]

ac_nF2L_R1_W [20]

U78-34
FPGA_VU13P_A2577
W GTY QUAD 131

U41	MGTREFCLK0P_131
U42	MGTREFCLK0N_131
T39	MGTREFCLK1P_131
T40	MGTREFCLK1N_131
N50	MGTYRX0_131
N51	MGTYRXN0_131
N45	MGTYTXP0_131
N46	MGTYTXN0_131
M48	MGTYRX1_131
M49	MGTYRXN1_131
M43	MGTYTXP1_131
M44	MGTYTXN1_131
L50	MGTYRX2_131
L51	MGTYRXN2_131
L45	MGTYTXP2_131
L46	MGTYTXN2_131
K48	MGTYRX3_131
K49	MGTYRXN3_131
K43	MGTYTXP3_131
K44	MGTYTXN3_131




ALL FIREFLYS HAVE THE SAME I2C ADDRESSES. /SELECT IS TIED LOW ON ALL OF THEM, AND THE MULTICHANNEL I2C SWITCH IS USED TO ACCESS A SINGLE FIREFLY.

XCVR PORT ADDRESSING
0x50 = 7 BIT ADDRESS
0xA0 = 8 BIT WRITE ADDRESS
0xA1 = 8 BIT READ ADDRESS

THE /RESET SIGNAL HAS AN INTERNAL 24K PULLUP TO 3.3 VOLTS. ALL FIREFLY MODULES ON THE SAME FPGA SHARE A COMMON RESET.

THE /PRESENT SIGNAL IS OPEN CIRCUIT WHEN NO MODULE IS PRESENT, AND IS SHORTED TO GND WHEN A MODULE IS INSERTED. A PULLUP IS NEEDED.

THE /INT SIGNAL IS OPEN-COLLECTOR. A PULLUP IS NEEDED.





HANDLING THE RESERVED PINS, ACCORDING TO SAMTEC:
If there is not space for 50 ohm resistors on every lane, it is better to leave those lanes open.
Tying all lanes together to a single resistor will create a current loop that can worsen crosstalk.

THE "VAXX" PARTS ARE VIA ARRAYS THAT ARE PLACED AT THE LOCATION WHERE THE TRACES CHANGE LAYERS. ONLY ONE VIA ARRAY IS ALLOWED PER NET. THE VIA ARRAY CONTAINS TWO BACKDRILLED SIGNAL VIAS AND TWO THROUGH-BOARD GROUND VIAS IN A FIXED PATTERN THAT MAINTAINS SIGNAL INTEGRITY.

THE FIREFLY DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

The transmit input buffer provides CML compatible differential inputs presenting a nominal differential input impedance of 100 ohms. AC coupling capacitors are located on the optical engine board and therefore are not required on the host board.



FPGA#1

U77-40
FPGA_VU13P_A2577
GTY QUAD 221

MGTREFCLK0P_221
MGTREFCLK0N_221
MGTREFCLK1P_221
MGTREFCLK1N_221

BB13
BB12
BA11
BA10

MGTYRXPO_221
MGTYRXNO_221
MGTYTXPO_221
MGTYTXNO_221
MGTYRXPI_221
MGTYRXNI_221
MGTYTXPI_221
MGTYTXNI_221
MGTYRXPI_221
MGTYRXNI_221
MGTYTXPI_221
MGTYTXNI_221
MGTYRXPI_221
MGTYRXNI_221
MGTYTXPI_221
MGTYTXNI_221
MGTYRXPI_221
MGTYRXNI_221
MGTYTXPI_221
MGTYTXNI_221

BK18
BK17
BL15
BL14
BL20
BL19
BK13
BK12
BL6
BL5
BL11
BL10
BJ6
BJ5
BK9
BK8

pF1_M_RECV0
nF1_M_RECV0
pF1_M_XMIT0
nF1_M_XMIT0
pF1_M_RECV1
nF1_M_RECV1
pF1_M_XMIT1
nF1_M_XMIT1
pF1_M_RECV2
nF1_M_RECV2
pF1_M_XMIT2
nF1_M_XMIT2
pF1_M_RECV3
nF1_M_RECV3
pF1_M_XMIT3
nF1_M_XMIT3

pF1_M_RECV0
nF1_M_RECV0
pF1_M_RECV1
nF1_M_RECV1
pF1_M_RECV2
nF1_M_RECV2
pF1_M_RECV3
nF1_M_RECV3
pF1_M_RECV3
nF1_M_RECV3

C300
C299
C302
C301
C298
C297
C296
C315

pF1_M_XMIT0
nF1_M_XMIT0
pF1_M_XMIT1
nF1_M_XMIT1
pF1_M_XMIT2
nF1_M_XMIT2
pF1_M_XMIT3
nF1_M_XMIT3

C310
C309
C308
C307
C306
C305
C304
C303

pF2_J_RECV3
nF2_J_RECV3
pF2_J_XMIT3
nF2_J_XMIT3
pF2_J_RECV2
nF2_J_RECV2
pF2_J_XMIT2
nF2_J_XMIT2
pF2_J_RECV1
nF2_J_RECV1
pF2_J_XMIT1
nF2_J_XMIT1
pF2_J_RECV0
nF2_J_RECV0
pF2_J_XMIT0
nF2_J_XMIT0

A6
A5
A11
A10
A20
A19
B13
B12
B18
B17
A15
A14
C20
C19
C15
C14

FPGA#2

U78-53
FPGA_VU13P_A2577
GTY QUAD 234

L11
L10
K13
K12

MGTREFCLK0P_234
MGTREFCLK0N_234
MGTREFCLK1P_234
MGTREFCLK1N_234

MGTYRXPO_234
MGTYRXNO_234
MGTYTXPO_234
MGTYTXNO_234
MGTYRXPI_234
MGTYRXNI_234
MGTYTXPI_234
MGTYTXNI_234
MGTYRXPI_234
MGTYRXNI_234
MGTYTXPI_234
MGTYTXNI_234
MGTYRXPI_234
MGTYRXNI_234
MGTYTXPI_234
MGTYTXNI_234
MGTYRXPI_234
MGTYRXNI_234
MGTYTXPI_234
MGTYTXNI_234

U77-41
FPGA_VU13P_A2577
GTY QUAD 222

MGTREFCLK0P_222
MGTREFCLK0N_222
MGTREFCLK1P_222
MGTREFCLK1N_222

AY13
AY12
AW11
AW10

MGTYRXPO_222
MGTYRXNO_222
MGTYTXPO_222
MGTYTXNO_222
MGTYRXPI_222
MGTYRXNI_222
MGTYTXPI_222
MGTYTXNI_222
MGTYRXPI_222
MGTYRXNI_222
MGTYTXPI_222
MGTYTXNI_222
MGTYRXPI_222
MGTYRXNI_222
MGTYTXPI_222
MGTYTXNI_222
MGTYRXPI_222
MGTYRXNI_222
MGTYTXPI_222
MGTYTXNI_222

BH4
BH3
BG11
BG10
BG2
BG1
BJ11
BJ10
BG6
BG5
BH9
BH8
BF4
BF3
BF9
BF8

pF1_N_RECV0
nF1_N_RECV0
pF1_N_XMIT0
nF1_N_XMIT0
pF1_N_RECV1
nF1_N_RECV1
pF1_N_XMIT1
nF1_N_XMIT1
pF1_N_RECV2
nF1_N_RECV2
pF1_N_XMIT2
nF1_N_XMIT2
pF1_N_RECV3
nF1_N_RECV3
pF1_N_XMIT3
nF1_N_XMIT3

pF1_N_RECV0
nF1_N_RECV0
pF1_N_RECV1
nF1_N_RECV1
pF1_N_RECV2
nF1_N_RECV2
pF1_N_RECV3
nF1_N_RECV3

C286
C285
C282
C281
C284
C283
C280
C279

pF1_N_XMIT0
nF1_N_XMIT0
pF1_N_XMIT1
nF1_N_XMIT1
pF1_N_XMIT2
nF1_N_XMIT2
pF1_N_XMIT3
nF1_N_XMIT3

C290
C289
C294
C293
C292
C291
C288
C287

ac_pF2R_R0_I
ac_nF2R_R0_I
ac_pF2R_R1_I
ac_nF2R_R1_I

pF2_I_RECV3
nF2_I_RECV3
pF2_I_XMIT3
nF2_I_XMIT3
pF2_I_RECV2
nF2_I_RECV2
pF2_I_XMIT2
nF2_I_XMIT2
pF2_I_RECV1
nF2_I_RECV1
pF2_I_XMIT1
nF2_I_XMIT1
pF2_I_RECV0
nF2_I_RECV0
pF2_I_XMIT0
nF2_I_XMIT0

E2
E1
D9
D8
D4
D3
B9
B8
E6
E5
C11
C10
C6
C5
E11
E10

MGTREFCLK0P_233
MGTREFCLK0N_233
MGTREFCLK1P_233
MGTREFCLK1N_233

U77-42
FPGA_VU13P_A2577
GTY QUAD 223

MGTREFCLK0P_223
MGTREFCLK0N_223
MGTREFCLK1P_223
MGTREFCLK1N_223

AV13
AV12
AU11
AU10

MGTYRXPO_223
MGTYRXNO_223
MGTYTXPO_223
MGTYTXNO_223
MGTYRXPI_223
MGTYRXNI_223
MGTYTXPI_223
MGTYTXNI_223
MGTYRXPI_223
MGTYRXNI_223
MGTYTXPI_223
MGTYTXNI_223
MGTYRXPI_223
MGTYRXNI_223
MGTYTXPI_223
MGTYTXNI_223
MGTYRXPI_223
MGTYRXNI_223
MGTYTXPI_223
MGTYTXNI_223

BE2
BE1
BE7
BE6
BD4
BD3
BD9
BD8
BC2
BC1
BC7
BC6
BB4
BB3
BB9
BB8

pF1_O_RECV0
nF1_O_RECV0
pF1_O_XMIT0
nF1_O_XMIT0
pF1_O_RECV1
nF1_O_RECV1
pF1_O_XMIT1
nF1_O_XMIT1
pF1_O_RECV2
nF1_O_RECV2
pF1_O_XMIT2
nF1_O_XMIT2
pF1_O_RECV3
nF1_O_RECV3
pF1_O_XMIT3
nF1_O_XMIT3

pF1_O_RECV0
nF1_O_RECV0
pF1_O_RECV1
nF1_O_RECV1
pF1_O_RECV2
nF1_O_RECV2
pF1_O_RECV3
nF1_O_RECV3

C266
C265
C264
C263
C262
C261
C260
C259

pF1_O_XMIT0
nF1_O_XMIT0
pF1_O_XMIT1
nF1_O_XMIT1
pF1_O_XMIT2
nF1_O_XMIT2
pF1_O_XMIT3
nF1_O_XMIT3

C274
C273
C272
C271
C270
C269
C268
C267

pF2_H_RECV3
nF2_H_RECV3
pF2_H_XMIT3
nF2_H_XMIT3
pF2_H_RECV2
nF2_H_RECV2
pF2_H_XMIT2
nF2_H_XMIT2
pF2_H_RECV1
nF2_H_RECV1
pF2_H_XMIT1
nF2_H_XMIT1
pF2_H_RECV0
nF2_H_RECV0
pF2_H_XMIT0
nF2_H_XMIT0

J2
J1
J7
J6
H4
H3
H9
H8
G2
G1
G7
G6
F4
F3
F9
F8

MGTREFCLK0P_232
MGTREFCLK0N_232
MGTREFCLK1P_232
MGTREFCLK1N_232

APOLLO CM v3

Title			
9.01: F1 QUADS M, N, O TO F2 QUADS J, I, H			
Size	Document Number	Rev	
	6089-127	A	
Date:	Wednesday, October 16, 2024	Sheet	76 of 81

9.02: F1 QUADS A, B, C TO F2 QUADS F, E, D

FPGA#1

U77-44
FPGA_VU13P_A2577
GTY QUAD 225

MGTREFCLK0P_225
MGTREFCLK0N_225
MGTREFCLK1P_225
MGTREFCLK1N_225

AP13
AP12
AN11
AN10

MGTYRXP0_225
MGTYRXN0_225
MGTYTXP0_225
MGTYTXN0_225
MGTYRXP1_225
MGTYRXN1_225
MGTYTXP1_225
MGTYTXN1_225
MGTYRXP2_225
MGTYRXN2_225
MGTYTXP2_225
MGTYTXN2_225
MGTYRXP3_225
MGTYRXN3_225
MGTYTXP3_225
MGTYTXN3_225

AU2 pF1_A_RECV0
AU1 nF1_A_RECV0
AU7 pF1_A_XMIT0
AU6 nF1_A_XMIT0
AT4 pF1_A_RECV1
AT3 nF1_A_RECV1
AT9 pF1_A_XMIT1
AT8 nF1_A_XMIT1
AR2 pF1_A_RECV2
AR1 nF1_A_RECV2
AR7 pF1_A_XMIT2
AR6 nF1_A_XMIT2
AP4 pF1_A_RECV3
AP3 nF1_A_RECV3
AP9 pF1_A_XMIT3
AP8 nF1_A_XMIT3



UNUSED CLOCK INPUTS ARE LEFT OPEN.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.

THE DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.

THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.



pF2_F_RECV3
nF2_F_RECV3
pF2_F_XMIT3
nF2_F_XMIT3
pF2_F_RECV2
nF2_F_RECV2
pF2_F_XMIT2
nF2_F_XMIT2
pF2_F_RECV1
nF2_F_RECV1
pF2_F_XMIT1
nF2_F_XMIT1
pF2_F_RECV0
nF2_F_RECV0
pF2_F_XMIT0
nF2_F_XMIT0

U2
U1
U7
U6
T4
T3
T9
T8
R2
R1
R7
R6
P4
P3
P9
P8

FPGA#2

U78-49
FPGA_VU13P_A2577
GTY QUAD 230

W11
W10
V13
V12

MGTREFCLK0P_230
MGTREFCLK0N_230
MGTREFCLK1P_230
MGTREFCLK1N_230

MGTYRXP0_230
MGTYRXN0_230
MGTYTXP0_230
MGTYTXN0_230
MGTYRXP1_230
MGTYRXN1_230
MGTYTXP1_230
MGTYTXN1_230
MGTYRXP2_230
MGTYRXN2_230
MGTYTXP2_230
MGTYTXN2_230
MGTYRXP3_230
MGTYRXN3_230
MGTYTXP3_230
MGTYTXN3_230

ac_pF2R_R0_E
ac_nF2R_R0_E
ac_pF2R_R1_E
ac_nF2R_R1_E

pF2_E_RECV3
nF2_E_RECV3
pF2_E_XMIT3
nF2_E_XMIT3
pF2_E_RECV2
nF2_E_RECV2
pF2_E_XMIT2
nF2_E_XMIT2
pF2_E_RECV1
nF2_E_RECV1
pF2_E_XMIT1
nF2_E_XMIT1
pF2_E_RECV0
nF2_E_RECV0
pF2_E_XMIT0
nF2_E_XMIT0

AA11
AA10
Y13
Y12

MGTREFCLK0P_229
MGTREFCLK0N_229
MGTREFCLK1P_229
MGTREFCLK1N_229



U77-45
FPGA_VU13P_A2577
GTY QUAD 226

MGTREFCLK0P_226
MGTREFCLK0N_226
MGTREFCLK1P_226
MGTREFCLK1N_226

AM13
AM12
AL11
AL10

MGTYRXP0_226
MGTYRXN0_226
MGTYTXP0_226
MGTYTXN0_226
MGTYRXP1_226
MGTYRXN1_226
MGTYTXP1_226
MGTYTXN1_226
MGTYRXP2_226
MGTYRXN2_226
MGTYTXP2_226
MGTYTXN2_226
MGTYRXP3_226
MGTYRXN3_226
MGTYTXP3_226
MGTYTXN3_226

AN2 pF1_B_RECV0
AN1 nF1_B_RECV0
AN7 pF1_B_XMIT0
AN6 nF1_B_XMIT0
AM4 pF1_B_RECV1
AM3 nF1_B_RECV1
AM9 pF1_B_XMIT1
AM8 nF1_B_XMIT1
AL2 pF1_B_RECV2
AL1 nF1_B_RECV2
AL7 pF1_B_XMIT2
AL6 nF1_B_XMIT2
AK4 pF1_B_RECV3
AK3 nF1_B_RECV3
AK9 pF1_B_XMIT3
AK8 nF1_B_XMIT3



pF2_E_RECV3
nF2_E_RECV3
pF2_E_XMIT3
nF2_E_XMIT3
pF2_E_RECV2
nF2_E_RECV2
pF2_E_XMIT2
nF2_E_XMIT2
pF2_E_RECV1
nF2_E_RECV1
pF2_E_XMIT1
nF2_E_XMIT1
pF2_E_RECV0
nF2_E_RECV0
pF2_E_XMIT0
nF2_E_XMIT0

AA2
AA1
AA7
AA6
Y4
Y3
Y9
Y8
W2
W1
W7
W6
V4
V3
V9
V8

MGTREFCLK0P_229
MGTREFCLK0N_229
MGTREFCLK1P_229
MGTREFCLK1N_229



U77-46
FPGA_VU13P_A2577
GTY QUAD 227

MGTREFCLK0P_227
MGTREFCLK0N_227
MGTREFCLK1P_227
MGTREFCLK1N_227

AJ11
AJ10
AG11
AG10

MGTYRXP0_227
MGTYRXN0_227
MGTYTXP0_227
MGTYTXN0_227
MGTYRXP1_227
MGTYRXN1_227
MGTYTXP1_227
MGTYTXN1_227
MGTYRXP2_227
MGTYRXN2_227
MGTYTXP2_227
MGTYTXN2_227
MGTYRXP3_227
MGTYRXN3_227
MGTYTXP3_227
MGTYTXN3_227

AJ2 pF1_C_RECV0
AJ1 nF1_C_RECV0
AJ7 pF1_C_XMIT0
AJ6 nF1_C_XMIT0
AH4 pF1_C_RECV1
AH3 nF1_C_RECV1
AH9 pF1_C_XMIT1
AH8 nF1_C_XMIT1
AG2 pF1_C_RECV2
AG1 nF1_C_RECV2
AG7 pF1_C_XMIT2
AG6 nF1_C_XMIT2
AF4 pF1_C_RECV3
AF3 nF1_C_RECV3
AF9 pF1_C_XMIT3
AF8 nF1_C_XMIT3



pF2_D_RECV3
nF2_D_RECV3
pF2_D_XMIT3
nF2_D_XMIT3
pF2_D_RECV2
nF2_D_RECV2
pF2_D_XMIT2
nF2_D_XMIT2
pF2_D_RECV1
nF2_D_RECV1
pF2_D_XMIT1
nF2_D_XMIT1
pF2_D_RECV0
nF2_D_RECV0
pF2_D_XMIT0
nF2_D_XMIT0

AE11
AE10
AC11
AC10

MGTREFCLK0P_228
MGTREFCLK0N_228
MGTREFCLK1P_228
MGTREFCLK1N_228

MGTYRXP0_228
MGTYRXN0_228
MGTYTXP0_228
MGTYTXN0_228
MGTYRXP1_228
MGTYRXN1_228
MGTYTXP1_228
MGTYTXN1_228
MGTYRXP2_228
MGTYRXN2_228
MGTYTXP2_228
MGTYTXN2_228
MGTYRXP3_228
MGTYRXN3_228
MGTYTXP3_228
MGTYTXN3_228

APOLLO CM v3

Title			
9.02: F1 QUADS A, B, C TO F2 QUADS F, E, D			
Size	Document Number	Rev	
	6089-127	A	
Date:	Wednesday, October 16, 2024	Sheet	77 of 81

FPGA#1

U77-51
FPGA_VU13P_A2577
GTY QUAD 232

MGTREFCLK0P_232
MGTREFCLK0N_232
MGTREFCLK1P_232
MGTREFCLK1N_232

R11
R10
P13
P12

MGTYRXP0_232
MGTYRXN0_232
MGTYXP0_232
MGTYXN0_232
MGTYRXP1_232
MGTYRXN1_232
MGTYXP1_232
MGTYXN1_232
MGTYRXP2_232
MGTYRXN2_232
MGTYXP2_232
MGTYXN2_232
MGTYRXP3_232
MGTYRXN3_232
MGTYXP3_232
MGTYXN3_232

J2 pF1_H_RECV0
J1 nF1_H_RECV0
J7 pF1_H_XMIT0
J6 nF1_H_XMIT0
H4 pF1_H_RECV1
H3 nF1_H_RECV1
H9 pF1_H_XMIT1
H8 nF1_H_XMIT1
G2 pF1_H_RECV2
G1 nF1_H_RECV2
G7 pF1_H_XMIT2
G6 nF1_H_XMIT2
F4 pF1_H_RECV3
F3 nF1_H_RECV3
F9 pF1_H_XMIT3
F8 nF1_H_XMIT3

pF1_H_RECV0
nF1_H_RECV0
C91 0.1 UF 0402
pF2_O_XMIT0
nF2_O_XMIT0
C90 0.1 UF 0402
pF1_H_RECV1
nF1_H_RECV1
C89 0.1 UF 0402
pF2_O_XMIT1
nF2_O_XMIT1
C88 0.1 UF 0402
pF1_H_RECV2
nF1_H_RECV2
C87 0.1 UF 0402
pF2_O_XMIT2
nF2_O_XMIT2
C86 0.1 UF 0402
pF1_H_RECV3
nF1_H_RECV3
C85 0.1 UF 0402
pF2_O_XMIT3
nF2_O_XMIT3
C84 0.1 UF 0402

pF1_H_XMIT0
nF1_H_XMIT0
C99 0.1 UF 0402
pF2_O_RECV0
nF2_O_RECV0
C98 0.1 UF 0402
pF1_H_XMIT1
nF1_H_XMIT1
C97 0.1 UF 0402
pF2_O_RECV1
nF2_O_RECV1
C102 0.1 UF 0402
pF1_H_XMIT2
nF1_H_XMIT2
C101 0.1 UF 0402
pF2_O_RECV2
nF2_O_RECV2
C94 0.1 UF 0402
pF1_H_XMIT3
nF1_H_XMIT3
C93 0.1 UF 0402
pF2_O_RECV3
nF2_O_RECV3
C92 0.1 UF 0402

pF2_O_RECV3
nF2_O_RECV3
BE2
BE1
pF2_O_XMIT3
nF2_O_XMIT3
BE7
BE6
pF2_O_RECV2
nF2_O_RECV2
BD4
BD3
pF2_O_XMIT2
nF2_O_XMIT2
BD9
BD8
pF2_O_RECV1
nF2_O_RECV1
BC2
BC1
pF2_O_XMIT1
nF2_O_XMIT1
BC7
BC6
pF2_O_RECV0
nF2_O_RECV0
BB4
BB3
pF2_O_XMIT0
nF2_O_XMIT0
BB9
BB8

MGTYRXP0_232
MGTYRXN0_232
MGTYXP0_232
MGTYXN0_232
MGTYRXP1_232
MGTYRXN1_232
MGTYXP1_232
MGTYXN1_232
MGTYRXP2_232
MGTYRXN2_232
MGTYXP2_232
MGTYXN2_232
MGTYRXP3_232
MGTYRXN3_232
MGTYXP3_232
MGTYXN3_232

FPGA#2

U78-42
FPGA_VU13P_A2577
GTY QUAD 223

AV13
AV12
AU11
AU10

pF2_O_RECV3
nF2_O_RECV3
BE2
BE1
pF2_O_XMIT3
nF2_O_XMIT3
BE7
BE6
pF2_O_RECV2
nF2_O_RECV2
BD4
BD3
pF2_O_XMIT2
nF2_O_XMIT2
BD9
BD8
pF2_O_RECV1
nF2_O_RECV1
BC2
BC1
pF2_O_XMIT1
nF2_O_XMIT1
BC7
BC6
pF2_O_RECV0
nF2_O_RECV0
BB4
BB3
pF2_O_XMIT0
nF2_O_XMIT0
BB9
BB8

MGTREFCLK0P_223
MGTREFCLK0N_223
MGTREFCLK1P_223
MGTREFCLK1N_223

U77-52
FPGA_VU13P_A2577
GTY QUAD 233

MGTREFCLK0P_233
MGTREFCLK0N_233
MGTREFCLK1P_233
MGTREFCLK1N_233

N11
N10
M13
M12
ac_pF1R_R0_I
ac_nF1R_R0_I
ac_pF1R_R1_I
ac_nF1R_R1_I

MGTYRXP0_233
MGTYRXN0_233
MGTYXP0_233
MGTYXN0_233
MGTYRXP1_233
MGTYRXN1_233
MGTYXP1_233
MGTYXN1_233
MGTYRXP2_233
MGTYRXN2_233
MGTYXP2_233
MGTYXN2_233
MGTYRXP3_233
MGTYRXN3_233
MGTYXP3_233
MGTYXN3_233

E2 pF1_I_RECV0
E1 nF1_I_RECV0
D9 pF1_I_XMIT0
D8 nF1_I_XMIT0
D4 pF1_I_RECV1
D3 nF1_I_RECV1
B9 pF1_I_XMIT1
B8 nF1_I_XMIT1
E6 pF1_I_RECV2
E5 nF1_I_RECV2
C11 pF1_I_XMIT2
C10 nF1_I_XMIT2
C6 pF1_I_RECV3
C5 nF1_I_RECV3
E11 pF1_I_XMIT3
E10 nF1_I_XMIT3

pF1_I_RECV0
nF1_I_RECV0
C71 0.1 UF 0402
pF2_N_XMIT0
nF2_N_XMIT0
C70 0.1 UF 0402
pF1_I_RECV1
nF1_I_RECV1
C69 0.1 UF 0402
pF2_N_XMIT1
nF2_N_XMIT1
C68 0.1 UF 0402
pF1_I_RECV2
nF1_I_RECV2
C64 0.1 UF 0402
pF2_N_XMIT2
nF2_N_XMIT2
C65 0.1 UF 0402
pF1_I_RECV3
nF1_I_RECV3
C66 0.1 UF 0402
pF2_N_XMIT3
nF2_N_XMIT3
C67 0.1 UF 0402

pF1_I_XMIT0
nF1_I_XMIT0
C79 0.1 UF 0402
pF2_N_RECV0
nF2_N_RECV0
C78 0.1 UF 0402
pF1_I_XMIT1
nF1_I_XMIT1
C77 0.1 UF 0402
pF2_N_RECV1
nF2_N_RECV1
C76 0.1 UF 0402
pF1_I_XMIT2
nF1_I_XMIT2
C74 0.1 UF 0402
pF2_N_RECV2
nF2_N_RECV2
C75 0.1 UF 0402
pF1_I_XMIT3
nF1_I_XMIT3
C72 0.1 UF 0402
pF2_N_RECV3
nF2_N_RECV3
C73 0.1 UF 0402

ac_pF2R_R0_N
ac_nF2R_R0_N
ac_pF2R_R1_N
ac_nF2R_R1_N
AY13
AY12
AW11
AW10

pF2_N_RECV3
nF2_N_RECV3
BH4
BH3
pF2_N_XMIT3
nF2_N_XMIT3
BG11
BG10
pF2_N_RECV2
nF2_N_RECV2
BG2
BG1
pF2_N_XMIT2
nF2_N_XMIT2
BJ11
BJ10
pF2_N_RECV1
nF2_N_RECV1
BG6
BG5
pF2_N_XMIT1
nF2_N_XMIT1
BH9
BH8
pF2_N_RECV0
nF2_N_RECV0
BF4
BF3
pF2_N_XMIT0
nF2_N_XMIT0
BF9
BF8

MGTREFCLK0P_222
MGTREFCLK0N_222
MGTREFCLK1P_222
MGTREFCLK1N_222

U77-53
FPGA_VU13P_A2577
GTY QUAD 234

MGTREFCLK0P_234
MGTREFCLK0N_234
MGTREFCLK1P_234
MGTREFCLK1N_234

L11
L10
K13
K12

MGTYRXP0_234
MGTYRXN0_234
MGTYXP0_234
MGTYXN0_234
MGTYRXP1_234
MGTYRXN1_234
MGTYXP1_234
MGTYXN1_234
MGTYRXP2_234
MGTYRXN2_234
MGTYXP2_234
MGTYXN2_234
MGTYRXP3_234
MGTYRXN3_234
MGTYXP3_234
MGTYXN3_234

A6 pF1_J_RECV0
A5 nF1_J_RECV0
A11 pF1_J_XMIT0
A10 nF1_J_XMIT0
A20 pF1_J_RECV1
A19 nF1_J_RECV1
B13 pF1_J_XMIT1
B12 nF1_J_XMIT1
B18 pF1_J_RECV2
B17 nF1_J_RECV2
A15 pF1_J_XMIT2
A14 nF1_J_XMIT2
C20 pF1_J_RECV3
C19 nF1_J_RECV3
C15 pF1_J_XMIT3
C14 nF1_J_XMIT3

pF1_J_RECV0
nF1_J_RECV0
C54 0.1 UF 0402
pF2_M_XMIT0
nF2_M_XMIT0
C55 0.1 UF 0402
pF1_J_RECV1
nF1_J_RECV1
C52 0.1 UF 0402
pF2_M_XMIT1
nF2_M_XMIT1
C53 0.1 UF 0402
pF1_J_RECV2
nF1_J_RECV2
C50 0.1 UF 0402
pF2_M_XMIT2
nF2_M_XMIT2
C51 0.1 UF 0402
pF1_J_RECV3
nF1_J_RECV3
C48 0.1 UF 0402
pF2_M_XMIT3
nF2_M_XMIT3
C49 0.1 UF 0402

pF1_J_XMIT0
nF1_J_XMIT0
C62 0.1 UF 0402
pF2_M_RECV0
nF2_M_RECV0
C63 0.1 UF 0402
pF1_J_XMIT1
nF1_J_XMIT1
C60 0.1 UF 0402
pF2_M_RECV1
nF2_M_RECV1
C61 0.1 UF 0402
pF1_J_XMIT2
nF1_J_XMIT2
C56 0.1 UF 0402
pF2_M_RECV2
nF2_M_RECV2
C57 0.1 UF 0402
pF1_J_XMIT3
nF1_J_XMIT3
C58 0.1 UF 0402
pF2_M_RECV3
nF2_M_RECV3
C59 0.1 UF 0402

pF2_M_RECV3
nF2_M_RECV3
BK18
BK17
pF2_M_XMIT3
nF2_M_XMIT3
BL15
BL14
pF2_M_RECV2
nF2_M_RECV2
BL20
BL19
pF2_M_XMIT2
nF2_M_XMIT2
BK13
BK12
pF2_M_RECV1
nF2_M_RECV1
BL6
BL5
pF2_M_XMIT1
nF2_M_XMIT1
BL11
BL10
pF2_M_RECV0
nF2_M_RECV0
BJ6
BJ5
pF2_M_XMIT0
nF2_M_XMIT0
BK9
BK8

MGTREFCLK0P_221
MGTREFCLK0N_221
MGTREFCLK1P_221
MGTREFCLK1N_221

U78-40
FPGA_VU13P_A2577
GTY QUAD 221

BB13
BB12
BA11
BA10

MGTYRXP0_221
MGTYRXN0_221
MGTYXP0_221
MGTYXN0_221
MGTYRXP1_221
MGTYRXN1_221
MGTYXP1_221
MGTYXN1_221
MGTYRXP2_221
MGTYRXN2_221
MGTYXP2_221
MGTYXN2_221
MGTYRXP3_221
MGTYRXN3_221
MGTYXP3_221
MGTYXN3_221

APOLLO CM v3

Title			
9.03: F1 QUADS H, I, J TO F2 QUADS O, N, M			
Size	Document Number	Rev	
	6089-127	A	
Date:	Wednesday, October 16, 2024	Sheet	78 of 81

9.04: F1 QUADS D, E, F TO F2 QUADS C, B, A

FPGA#1

U77-47
FPGA_VU13P_A2577
GTY QUAD 228

MGTREFCLK0P_228
MGTREFCLK0N_228
MGTREFCLK1P_228
MGTREFCLK1N_228

AE11
AE10
AC11
AC10

MGTYRXPO_228
MGTYRXNO_228
MGTYTXPO_228
MGTYTXNO_228
MGTYRXPI_228
MGTYRXNI_228
MGTYTXPI_228
MGTYTXNI_228
MGTYRXPI_228
MGTYRXNI_228
MGTYTXPI_228
MGTYTXNI_228
MGTYRXPI_228
MGTYRXNI_228
MGTYTXPI_228
MGTYTXNI_228
MGTYRXPI_228
MGTYRXNI_228
MGTYTXPI_228
MGTYTXNI_228

AE2 pF1_D_RECV0
AE1 nF1_D_RECV0
AE7 pF1_D_XMIT0
AE6 nF1_D_XMIT0
AD4 pF1_D_RECV1
AD3 nF1_D_RECV1
AD9 pF1_D_XMIT1
AD8 nF1_D_XMIT1
AC2 pF1_D_RECV2
AC1 nF1_D_RECV2
AC7 pF1_D_XMIT2
AC6 nF1_D_XMIT2
AB4 pF1_D_RECV3
AB3 nF1_D_RECV3
AB9 pF1_D_XMIT3
AB8 nF1_D_XMIT3

pF1_D_RECV0
nF1_D_RECV0
pF1_D_RECV1
nF1_D_RECV1
pF1_D_RECV2
nF1_D_RECV2
pF1_D_RECV3
nF1_D_RECV3
pF1_D_RECV0
nF1_D_RECV0
pF1_D_RECV1
nF1_D_RECV1
pF1_D_RECV2
nF1_D_RECV2
pF1_D_RECV3
nF1_D_RECV3
pF1_D_RECV0
nF1_D_RECV0
pF1_D_RECV1
nF1_D_RECV1
pF1_D_RECV2
nF1_D_RECV2
pF1_D_RECV3
nF1_D_RECV3

C170 0.1 UF 0402
C169 0.1 UF 0402
C168 0.1 UF 0402
C167 0.1 UF 0402
C166 0.1 UF 0402
C165 0.1 UF 0402
C164 0.1 UF 0402
C163 0.1 UF 0402

pF2_C_XMIT0
nF2_C_XMIT0
pF2_C_XMIT1
nF2_C_XMIT1
pF2_C_XMIT2
nF2_C_XMIT2
pF2_C_XMIT3
nF2_C_XMIT3

pF1_D_XMIT0
nF1_D_XMIT0
pF1_D_XMIT1
nF1_D_XMIT1
pF1_D_XMIT2
nF1_D_XMIT2
pF1_D_XMIT3
nF1_D_XMIT3
pF2_C_RECV0
nF2_C_RECV0
pF2_C_RECV1
nF2_C_RECV1
pF2_C_RECV2
nF2_C_RECV2
pF2_C_RECV3
nF2_C_RECV3

C178 0.1 UF 0402
C177 0.1 UF 0402
C176 0.1 UF 0402
C175 0.1 UF 0402
C174 0.1 UF 0402
C173 0.1 UF 0402
C172 0.1 UF 0402
C171 0.1 UF 0402

FPGA#2

U78-46
FPGA_VU13P_A2577
GTY QUAD 227

AJ11
AJ10
AG11
AG10

MGTREFCLK0P_227
MGTREFCLK0N_227
MGTREFCLK1P_227
MGTREFCLK1N_227

pF2_C_RECV3
nF2_C_RECV3
pF2_C_XMIT3
nF2_C_XMIT3
pF2_C_RECV2
nF2_C_RECV2
pF2_C_XMIT2
nF2_C_XMIT2
pF2_C_RECV1
nF2_C_RECV1
pF2_C_XMIT1
nF2_C_XMIT1
pF2_C_RECV0
nF2_C_RECV0
pF2_C_XMIT0
nF2_C_XMIT0

AJ2
AJ1
AJ7
AJ6
AH4
AH3
AH9
AH8
AG2
AG1
AG7
AG6
AF4
AF3
AF9
AF8

MGTYRXPO_227
MGTYRXNO_227
MGTYTXPO_227
MGTYTXNO_227
MGTYRXPI_227
MGTYRXNI_227
MGTYTXPI_227
MGTYTXNI_227
MGTYRXPI_227
MGTYRXNI_227
MGTYTXPI_227
MGTYTXNI_227
MGTYRXPI_227
MGTYRXNI_227
MGTYTXPI_227
MGTYTXNI_227
MGTYRXPI_227
MGTYRXNI_227
MGTYTXPI_227
MGTYTXNI_227

U77-48
FPGA_VU13P_A2577
GTY QUAD 229

MGTREFCLK0P_229
MGTREFCLK0N_229
MGTREFCLK1P_229
MGTREFCLK1N_229

AA11
AA10
Y13
Y12

MGTYRXPO_229
MGTYRXNO_229
MGTYTXPO_229
MGTYTXNO_229
MGTYRXPI_229
MGTYRXNI_229
MGTYTXPI_229
MGTYTXNI_229
MGTYRXPI_229
MGTYRXNI_229
MGTYTXPI_229
MGTYTXNI_229
MGTYRXPI_229
MGTYRXNI_229
MGTYTXPI_229
MGTYTXNI_229
MGTYRXPI_229
MGTYRXNI_229
MGTYTXPI_229
MGTYTXNI_229

AA2 pF1_E_RECV0
AA1 nF1_E_RECV0
AA7 pF1_E_XMIT0
AA6 nF1_E_XMIT0
Y4 pF1_E_RECV1
Y3 nF1_E_RECV1
Y9 pF1_E_XMIT1
Y8 nF1_E_XMIT1
W2 pF1_E_RECV2
W1 nF1_E_RECV2
W7 pF1_E_XMIT2
W6 nF1_E_XMIT2
V4 pF1_E_RECV3
V3 nF1_E_RECV3
V9 pF1_E_XMIT3
V8 nF1_E_XMIT3

pF1_E_RECV0
nF1_E_RECV0
pF1_E_RECV1
nF1_E_RECV1
pF1_E_RECV2
nF1_E_RECV2
pF1_E_RECV3
nF1_E_RECV3
pF1_E_RECV0
nF1_E_RECV0
pF1_E_RECV1
nF1_E_RECV1
pF1_E_RECV2
nF1_E_RECV2
pF1_E_RECV3
nF1_E_RECV3
pF1_E_RECV0
nF1_E_RECV0
pF1_E_RECV1
nF1_E_RECV1
pF1_E_RECV2
nF1_E_RECV2
pF1_E_RECV3
nF1_E_RECV3

C151 0.1 UF 0402
C150 0.1 UF 0402
C149 0.1 UF 0402
C148 0.1 UF 0402
C147 0.1 UF 0402
C146 0.1 UF 0402
C145 0.1 UF 0402
C144 0.1 UF 0402

pF2_B_XMIT0
nF2_B_XMIT0
pF2_B_XMIT1
nF2_B_XMIT1
pF2_B_XMIT2
nF2_B_XMIT2
pF2_B_XMIT3
nF2_B_XMIT3

pF1_E_XMIT0
nF1_E_XMIT0
pF1_E_XMIT1
nF1_E_XMIT1
pF1_E_XMIT2
nF1_E_XMIT2
pF1_E_XMIT3
nF1_E_XMIT3
pF2_B_RECV0
nF2_B_RECV0
pF2_B_RECV1
nF2_B_RECV1
pF2_B_RECV2
nF2_B_RECV2
pF2_B_RECV3
nF2_B_RECV3

C159 0.1 UF 0402
C158 0.1 UF 0402
C157 0.1 UF 0402
C156 0.1 UF 0402
C155 0.1 UF 0402
C154 0.1 UF 0402
C153 0.1 UF 0402
C152 0.1 UF 0402

U78-45
FPGA_VU13P_A2577
GTY QUAD 226

ac_pF2R_R0_B
ac_nF2R_R0_B
ac_pF2R_R1_B
ac_nF2R_R1_B

pF2_B_RECV3
nF2_B_RECV3
pF2_B_XMIT3
nF2_B_XMIT3
pF2_B_RECV2
nF2_B_RECV2
pF2_B_XMIT2
nF2_B_XMIT2
pF2_B_RECV1
nF2_B_RECV1
pF2_B_XMIT1
nF2_B_XMIT1
pF2_B_RECV0
nF2_B_RECV0
pF2_B_XMIT0
nF2_B_XMIT0

AN2
AN1
AN7
AN6
AM4
AM3
AM9
AM8
AL2
AL1
AL7
AL6
AK4
AK3
AK9
AK8

MGTYRXPO_226
MGTYRXNO_226
MGTYTXPO_226
MGTYTXNO_226
MGTYRXPI_226
MGTYRXNI_226
MGTYTXPI_226
MGTYTXNI_226
MGTYRXPI_226
MGTYRXNI_226
MGTYTXPI_226
MGTYTXNI_226
MGTYRXPI_226
MGTYRXNI_226
MGTYTXPI_226
MGTYTXNI_226
MGTYRXPI_226
MGTYRXNI_226
MGTYTXPI_226
MGTYTXNI_226

U77-49
FPGA_VU13P_A2577
GTY QUAD 230

MGTREFCLK0P_230
MGTREFCLK0N_230
MGTREFCLK1P_230
MGTREFCLK1N_230

W11
W10
V13
V12

MGTYRXPO_230
MGTYRXNO_230
MGTYTXPO_230
MGTYTXNO_230
MGTYRXPI_230
MGTYRXNI_230
MGTYTXPI_230
MGTYTXNI_230
MGTYRXPI_230
MGTYRXNI_230
MGTYTXPI_230
MGTYTXNI_230
MGTYRXPI_230
MGTYRXNI_230
MGTYTXPI_230
MGTYTXNI_230
MGTYRXPI_230
MGTYRXNI_230
MGTYTXPI_230
MGTYTXNI_230

U2 pF1_F_RECV0
U1 nF1_F_RECV0
U7 pF1_F_XMIT0
U6 nF1_F_XMIT0
T4 pF1_F_RECV1
T3 nF1_F_RECV1
T9 pF1_F_XMIT1
T8 nF1_F_XMIT1
R2 pF1_F_RECV2
R1 nF1_F_RECV2
R7 pF1_F_XMIT2
R6 nF1_F_XMIT2
P4 pF1_F_RECV3
P3 nF1_F_RECV3
P9 pF1_F_XMIT3
P8 nF1_F_XMIT3

pF1_F_RECV0
nF1_F_RECV0
pF1_F_RECV1
nF1_F_RECV1
pF1_F_RECV2
nF1_F_RECV2
pF1_F_RECV3
nF1_F_RECV3
pF1_F_RECV0
nF1_F_RECV0
pF1_F_RECV1
nF1_F_RECV1
pF1_F_RECV2
nF1_F_RECV2
pF1_F_RECV3
nF1_F_RECV3
pF1_F_RECV0
nF1_F_RECV0
pF1_F_RECV1
nF1_F_RECV1
pF1_F_RECV2
nF1_F_RECV2
pF1_F_RECV3
nF1_F_RECV3

C131 0.1 UF 0402
C130 0.1 UF 0402
C129 0.1 UF 0402
C128 0.1 UF 0402
C127 0.1 UF 0402
C126 0.1 UF 0402
C125 0.1 UF 0402
C124 0.1 UF 0402

pF2_A_XMIT0
nF2_A_XMIT0
pF2_A_XMIT1
nF2_A_XMIT1
pF2_A_XMIT2
nF2_A_XMIT2
pF2_A_XMIT3
nF2_A_XMIT3

pF1_F_XMIT0
nF1_F_XMIT0
pF1_F_XMIT1
nF1_F_XMIT1
pF1_F_XMIT2
nF1_F_XMIT2
pF1_F_XMIT3
nF1_F_XMIT3
pF2_A_RECV0
nF2_A_RECV0
pF2_A_RECV1
nF2_A_RECV1
pF2_A_RECV2
nF2_A_RECV2
pF2_A_RECV3
nF2_A_RECV3

C139 0.1 UF 0402
C138 0.1 UF 0402
C137 0.1 UF 0402
C136 0.1 UF 0402
C135 0.1 UF 0402
C134 0.1 UF 0402
C133 0.1 UF 0402
C132 0.1 UF 0402

U78-44
FPGA_VU13P_A2577
GTY QUAD 225

AP13
AP12
AN11
AN10

MGTREFCLK0P_225
MGTREFCLK0N_225
MGTREFCLK1P_225
MGTREFCLK1N_225

pF2_A_RECV3
nF2_A_RECV3
pF2_A_XMIT3
nF2_A_XMIT3
pF2_A_RECV2
nF2_A_RECV2
pF2_A_XMIT2
nF2_A_XMIT2
pF2_A_RECV1
nF2_A_RECV1
pF2_A_XMIT1
nF2_A_XMIT1
pF2_A_RECV0
nF2_A_RECV0
pF2_A_XMIT0
nF2_A_XMIT0


AU2
AU1
AU7
AU6
AT4
AT3
AT9
AT8
AR2
AR1
AR7
AR6
AP4
AP3
AP9
AP8

MGTYRXPO_225
MGTYRXNO_225
MGTYTXPO_225
MGTYTXNO_225
MGTYRXPI_225
MGTYRXNI_225
MGTYTXPI_225
MGTYTXNI_225
MGTYRXPI_225
MGTYRXNI_225
MGTYTXPI_225
MGTYTXNI_225
MGTYRXPI_225
MGTYRXNI_225
MGTYTXPI_225
MGTYTXNI_225
MGTYRXPI_225
MGTYRXNI_225
MGTYTXPI_225
MGTYTXNI_225

APOLLO CM v3

Title			
9.04: F1 QUADS D, E, F TO F2 QUADS C, B, A			
Size	Document Number		Rev
	6089-127		A
Date:	Wednesday, October 16, 2024	Sheet	79 of 81

FPGA#1








UNUSED CLOCK INPUTS ARE LEFT OPEN.

THE CLOCK NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_DIFFCLK" ELECTRICAL CONSTRAINT SET.
THE DATA NETS MUST BE ASSIGNED TO DIFFERENTIAL PAIRS, AND MUST BE PART OF THE "ECS_28G" ELECTRICAL CONSTRAINT SET.



THE "R0" PAIR IS SOURCED FROM AN ON-BOARD OSCILLATOR.

THE "R1" PAIR IS SOURCED FROM EXTERNAL CLOCKS DERIVED FROM THE LHC CLOCK.




THERE IS ONLY SPACE ON THE PCB FOR 8 CAPACITORS. THIS SUPPORTS TWO OF THE FOUR TRANSMIT/RECEIVE PAIRS.

FPGA#2




THESE SHAPES DEFINE MECHANICAL OBJECTS THAT SHOULD BE IN THE BILL OF MATERIALS.

BRACKETS FOR SUPPORTING A SUB-FRONT PANEL



THESE SHAPES DEFINE HOLES AND KEEPOUT AREAS FOR THE SPLICE PLATES.




THESE HOLES ARE FOR MOUNTING THE FIREFLY HEATSINK




THESE HOLES ARE FOR MOUNTING THE LGA80D HEATSINK



THESE STANDOFFS ARE FOR MOUNTING THE BOTTOM COVER. THE STANDOFF IS SOLDERED TO THE BOTTOM SIDE OF THE BOARD.



THESE STANDOFFS ARE FOR MOUNTING THE TOP COVER. THE STANDOFF IS SCREWED FROM THE BOTTOM SIDE OF THE BOARD.



H21 THRU H28 ARE FOR MOUNTING STANDOFFS FOR THE FPGA HEATSINKS. THE HOLES ARE PART OF THE FOOTPRINT, SO DISCRETE PARTS DO NOT APPEAR ON THE SCHEMATIC.