THIS IS A FLAT SCHEMATIC, NOT A HIERARCHICAL ONE. NETS USE "OFFPAGE CONNECTOR" SYMBOLS TO GO FROM PAGE TO PAGE. ON ANY PAGE, THE NUMBER OF THE CONNECTING PAGE(S) IS SHOWN IN A SMALL NUMBER BELOW THE SIGNAL NAME. PAGE NUMBERS CAN BE FOUND IN SMALL TYPE AT THE BOTTOM OF THE TITLE BLOCK.

THE SCHEMATIC IS DIVIDED INTO SECTIONS OF RELATED FUNCTIONALITY. THE **SECTIONS ARE:** 

- 1: NOTES AND BLOCK DIAGRAMS
  2: OFF-BOARD SIGNALS (SM AND FRONT PANEL), GLOBAL CLOCKING, C2C AND TCDS
- 3: POWER SOURCES AND CONTROLS
- 4: I2C CONTROLS
- 5: FPGA#1 POWER AND SIGNAL (NON-MGT) 6: FPGA#2 POWER AND SIGNAL (NON-MGT)
- 7: FPGA#1 GTY TRANSCEIVERS FOR FIREFLY
- 8: FPGA#2 GTY TRANSCEIVERS FOR FIREFLY
- 9: BETWEEN-FPGA GTY TRANSCEIVERS
- 9.99: MECHANICAL PARTS

These are some general signal naming conventions:

- 1) Signals connected to the FPGAs contain either "F1" or "F2".
- 2) Signals connected to the Service Module contain "SM".
- 3) Signals connected to the Front Panel contain "FP".
- 4) Signal names starting with "PG" are "Power Good" signals from power modules.
- 5) Signal names starting with "EN" are "Enable" signals to turn on power modules.
- 6) GTY reference clock names indicate FPGA followed by side (F1L, F1R, F2L, F2R), then the reference clock (R0 or R1), finishing with the sequence order (1 thru 7).
- 7) Power source names start with "V", then the voltage with the letter "V" as a decimal point. (V 3V3 is a 3.3 volt source)
- 8) The MCU I/Os are 3.3 volt and the FPGA I/Os are 1.8 volt. Level shifters are used for the conversion. Signal names on the FPGA side are prefaced with "lov" (low voltage) and signals on the MCU side are prefaced with "hiv" (high voltage).

Make JPG pictures for the block diagrams by displaying them in a PowerPoint slide show that fills the screen. Do a "print screen", then paste it in "paint". Crop, save file, and insert picture.

#### TO DO:


Consider making page numbers larger

Update MCU code with new scale factor for 12V current reading

Update MCU code to accomodate reassigned pins on I2C register chips


Make design notes on the 5 synth pages match


APOLLO CM v3 1.01: NOTES 6089-127 Α Apollo CMv3: Block Diagram




- Each FPGA can directly access up to 56 FireFly channels on the left quads (120-134). The 4 12-lane FireFly transmitters can be powered by 3.8V or 3.3V.
- 56 GTY links are provided between the FPGA sites on the right quads (220-234). These are AC-coupled.
- Other I/O:
  - 2 GTY links for chip-to-chip (or PCI) from each FPGA to the Zyng on the SM (Service Module).
  - 1 GTY link for TCDS from each FPGA to the SM
  - 1 GTY link for TCDS support between FPGAs
  - 6 LVDS pairs between the FPGA sites.
  - 5 LVDS pairs plus 2 single-ended wires from each FPGA site to front panel HDMI-style connectors. For diagnostics or unforeseen I/O needs.
  - 4 LVDS pairs plus 2 single-ended wires from each FPGA site to a 20-pin 1-mm pitch header on the bottom side of the board.
- The MCU and the FPGAs have independent JTAG chains. The FPGA JTAG chain can be accessed from the SM or from the front panel. The MCU JTAG only has front panel access. The MCU code can be changed from an SM serial port.
- The recovered TCDS clock is only available from the primary FPGA.

Rev 09, 14 Jul 2024







# Apollo CMv3: Utility Clock / Reference Clock 0 (R0) Distribution



THE REFERENCE CLOCK 0 SYNTHESIZER "B" CAN BE DRIVEN BY A LOCAL CRYSTAL, THE OUTPUT OF SYNTHESIZER "A", THE 40 MHZ LHC CLOCK FROM THE BACKPLANE, OR THE OPTIONAL FRONT PANEL CONNECTOR. THE LHC CLOCK WOULD BE USED FOR SYSTEM-WIDE SYNCHRONOUS COMMUNICATION.





Rev 09, 14 Jul 2024


APOLLO CM v3

Title

1.05: R0 SYNTH CLOCKS


Size | Document Number | 6089-127

Date: | Wednesday, October 16, 2024 | Sheet | 5 | of | 81



1.06: R1 SYNTH CLOCKS

## Apollo CMv3: Full TCDS2



Rev 09, 14 Jul 2024


APOLLO CM v3

Title


1.07: TCDS FULL (SIMPLIFIED)

Size | Document Number | 6089-127 |
Date: | Wednesday October 16 2024 | Sheet | 7 of 81

## Apollo CMv3: Lightweight TCDS2 "A"




# Apollo CMv3: Lightweight TCDS2 "B"



APC	DLLO CM v3					
Title						
1	.09: TCDS LIGHTWEI	GHT-B	(SIN	1PLII	FIE	D)
Size	Document Number					Rev
	6089-127					<i>P</i>
Date:	Wednesday, October 16, 2024	Sheet	9	of	81	


#### 1.10: TCDS LIGHTWEIGHT-C (SIMPLIFIED)




13


APOLLO CM v3
Title
1.10: TCDS LIGHTWEIGHT-C (SIMPLIFIED)
Size | Document Number | Re | 6089-127


#### Apollo CMv3: MCU Connections and Internal Resources








THE SIGNALS THAT START WITH "MGT" ARE HIGH SPEED 2.02: SM HIGH SPEED CONNECTORS DIFFERENTIAL PAIRS CONNECTED TO GIGABIT TRANSCEIVERS. THEY ARE INTENDED FOR EITHER PCIe OR AXI-C2C. AC COUPLING CAPACITORS ARE ASSUMED FPGA#1 AND BACKPLANE FPGA#2 SIGNALS **CLOCK SIGNALS** 40 MHZ LHC CLOCK FANOUT P2 ERM8-013-RA-2X13 P3 ERM8-013-RA-2X13 R128 100 0402 TX1-P <sub>1-2</sub> 3 pMGT\_SM\_TO\_F1\_1 C336 0.1 UF 0402 TX1-P <sub>1-2</sub> pMGT\_SM\_TO\_F2\_1 bc\_nLHC\_CLK\_0 | ac\_nLHC\_CLK\_0 | [18] TX1-N 1-3 MGT\_SM\_TO\_F1\_1 TX1-N 1-3 5 MGT\_SM\_TO\_F2\_1 C317 0.1 UF 0402 C886 0.1 UF 0402 SM<sub>v</sub>2 × 11 CLK1 RX1-P 1-5 RX1-P 1-5 nMGT\_F1\_TO\_SM\_1 RX1-N 1-6 RX1-N 1-6 11 -(\(\) nMGT\_F2\_TO\_SM\_1 C879 0.1 UF 0402 CLK\_SEL, /OEA, AND /OEB ALL HAVE INTERNAL 25K PULLDOWNS. Q2 23 bc\_pLHC\_CLK\_2 ac\_pLHC\_CLK\_2 C277 0.1 UF 0402 SYNTH R1B HQ\_CLK-P 1-8 15 bc\_pHQ\_CLK\_IN HQ\_CLK-P 1-8 15 NO O HQ\_CLK-N 1-9 17 bc\_nHQ\_CLK\_IN HQ\_CLK-N 1-9 17 CLK\_SEL /Q2 22 bc\_nLHC\_CLK\_2 ac\_nLHC\_CLK\_2 ac\_nLHC\_CLK\_2 [21] 1-10 19 → GND NAMES 1-10 19 → ► GND SIGNAL NAMES TTC-P 1-11 21 TTC-P 1-11 21 Q3 21 bc\_pLHC\_CLK\_3 ac\_pLHC\_CLK\_3 [22] SYNTH R1C C pCON2\_TCDS\_IN TTC-N 1-12 23 nCON1\_TCDS\_IN TTC-N 1-12 // nCON2\_TCDS\_IN 1-13 25 GND SIGNAL 20 bc\_nLHC\_CLK\_3 | C276 0 0402 | SYN | ac\_nLHC\_CLK\_3 | [22] 1-13 25 → GND TX2-P 2-2 pMGT\_SM\_TO\_F1\_2 TX2-P 2-2 TX2-N 2-3 6 nMGT\_SM\_TO\_F1\_2 VDDOA TX2-N 2-3 6 MGT\_SM\_TO\_F2\_2 2-4 8 GND 19 VDDOB RX2-P 2-5 10 RX2-P 2-5 10 ✓ pMGT F2 TO SM 2 V\_1V8**<** RX2-N 2-6 12 RX2-N 2-6 12 GND Q GND\_PAD /Q5 mMGT\_F2\_TO\_SM\_2 2-7 14 → ► GND 2-7 14 → GND LHC\_CLK-P 2-8 16 LHC\_CLK-P 2-8 16 V\_1V8**<**--LHC\_CLK-N 2-9 18 LHC\_CLK-N 2-9 18 C745 C760 C747 1 UF 1 UF 1 UF 0402 10v 0402 10v 2-10 ≥ GND 2-10 ≥ GND TTS-P 2-11 22 CpCON1\_TCDS\_OUT GND<1 TTS-P 2-11 TTS-N 2-12 -</ncon1\_tcds\_out TTS-N 2-12 -((nCON2\_TCDS\_OUT 2-13 SND ROW 1-1 ROW 1-13 (PIN 1) (PIN 25) APOLLO CM v3 ROW 2-13 **ROW 2-1** (PIN 2) (PIN 26) 2.02: SM HIGH SPEED CONNECTORS Document Number ERM8-013-01-L-D-RA-DS 6089-127































































































5.10: FPGA#1 TEST CONNECTOR

THIS CONNECTOR IS LOCATED ON THE FRONT PANEL. IT IS A RE-PURPOSED 19-PIN HDMI CONNECTOR. IT WAS CHOSEN BECAUSE THE PINS ARE RECESSED AND CANNOT BE TOUCHED, AND BECAUSE THE STANDARD CABLES OFFER 5 HIGH-SPEED SHIELDED PAIRS AND 4 UNCOMMITTED WIRES.


TWO UNCOMMITTED WIRES ARE USED FOR SINGLE-ENDED SIGNALS, ONE FOR 3.3 VOLTS, AND ONE FOR GND.

THE CONNECTOR SITE IS INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.


THE "F1\_TEST\_CONN\_0" SIGNAL IS CONNECTED TO GLOBAL CLOCK CAPABLE INPUT PINS.




## PIN ASSIGNMENT













## 6.04: FPGA#2 CONFIGURATION QUAD SPI CONFIG FLASH V\_F2\_INT < R383 DNP 0402 V\_1V8 V\_1V8 FPGA\_VU13P\_A2577 MUST BE TIED TO "VCCINT" OR "GND". DO NOT CONNECT TO "VCCO\_0". CONNECT TO "GND" FOR STANDARD BANK 0 R386 0 C834 CONFIGURATION BITSTREAM LENGTHS VU13P 906,547,008 GND⊲ POR DELAY. POR\_OVERRIDE VCCO\_0 R95 2.2K R110 4.7K R96 4.7K AG13 0805 6.3V VCCO 0 0603 0603 0603 U73 MT25QU01 Ŭ GND AY14 D00\_MOSI\_0 DQ0 GND R288 0 0402 DNU 3 P14 THIS PIN MUST BE TIED TO "GND". **RSVDGND** AV14 DQ1 D01\_DIN\_0 DNU\_6 CONNECTING THIS PIN TO "GND" ENABLES PULLUPS ON ALL I/O PINS DURING AT14 V\_1V8 < R290 DNP 0402 DQ2 D02\_0 1 DQ3 CONFIGURATION. THE PULLUPS ARE ABOUT D03\_0 15K AT 1.8 VOLTS. IF A PULLDOWN IS DNU\_14 7 S# AM14 GND⊲-**--**V\_1V8 REQUIRED, IT MUST BE SMALLER THAN 4K TO PUDC\_B\_0 RDWR\_FCS\_B\_ VCC DROP THE VOLTAGE BELOW 0.4 VOLTS. THIS AD13 CCLK\_0 GND C945 0.1 UF PIN MUST NOT FLOAT. V\_1V8 < R287 1K 0402 0402 V14 Ů GND M2\_0 PROGRAM\_B\_0 R466 4.7K 0603 V\_1V8 < R367 DNP 0402 F2\_CFG\_DONE AJ13 DONE 0 /F2\_CFG\_DONE R470 4.7K 0603 R371 0 0402 Y14 GND⊲ R388 4.7K 0603 M1\_0 INIT\_B\_0 M[2:0] MODE 000 001 010 100 Master serial V\_1V8 < R374 0 0402 Master SPI Master BPI \_AB14 M0\_0 Master SelectMAP GND < R378 DNP 0402 → GND THIS DESIGN DOES NOT USE ENCRYPTION, SO "VBATT" CAN BE TIED TO "GND" 101 JTAG only Q12 FET\_N\_1.8V Slave SelectMAP 110 111 Slave Serial PULLUPS/PULLDOWNS ON THE **BOOT MODE CONFIGURATION** INPUTS MUST BE 1K OR LESS. R399 4.7K 0603 V\_1V8 ∯ GND WHEN "FPGA\_CFG\_FROM\_FLASH" IS ASSERTED (HIGH), THE FPGA WILL BE ABLE TO BOOT FROM THE FLASH Q17 MEMORY. WHEN IT IS NEGATED (LOW), FET\_N\_1.8V THE FPGA WILL ONLY BE ABLE TO BOOT FROM JTAG. F2\_CFG\_START >> FPGA\_CFG\_FROM\_FLASH >>-[23,43] FET\_N\_1.8V GND < R392 4.7K 0603 . GND THE FPGA CAN BE REPROGRAMMED BY PULSING "F2\_CFG\_START" FROM THE MCU. APOLLO CM v3 6.04: FPGA#2 CONFIGURATION Document Number Rev A 6089-127










6.10 FPGA#2 TEST CONNECTOR

THIS CONNECTOR IS LOCATED ON THE FRONT PANEL. IT IS A RE-PURPOSED 19-PIN HDMI CONNECTOR. IT WAS CHOSEN BECAUSE THE PINS ARE RECESSED AND CANNOT BE TOUCHED, AND BECAUSE THE STANDARD CABLES OFFER 5 HIGH-SPEED SHIELDED PAIRS AND 4 UNCOMMITTED WIRES.


TWO UNCOMMITTED WIRES ARE USED FOR SINGLE-ENDED SIGNALS, ONE FOR 3.3 VOLTS, AND ONE FOR GND.

THE CONNECTOR SITE IS INTENDED FOR DEBUGGING OR FOR UNFORSEEN I/O NEEDS. EACH PAIR IS ROUTED AS A 100 OHM DIFFERENTIAL PAIR.

THE "F2 TEST CONN 0" SIGNAL IS CONNECTED TO GLOBAL CLOCK CAPABLE INPUT PINS.





## PIN ASSIGNMENT





APC	DLLO CM v3				
Title 6.1	I0 FPGA#2 TEST CON	NECT	OR		
Size	Document Number 6089-127				Rev A
Data:	Wadnaaday Ostaban 16 2024	Chast	EΛ	 0.4	•


5	4 3 2	1
		7.01: FPGA#1 SM C2C ON QUAD L
	QUAD "L" WIRING FOR FPGA#1 CAN BE FOUND ON SHEET 2.13: C2C AND 7	CDS QUADS
		c
		•
		В
		A
		APOLLO CM v3
		7.01: FPGA#1 SM C2C ON QUAD L Size   Document Number   Rev
		6089-127 Date: Wednesday, October 16, 2024 Sheet 60 of 81
















5	3 2	8.01: FPGA#2 SM C2C ON QUAD L
		D
	QUAD "L" WIRING FOR FPGA#2 CAN BE FOUND ON SHEET 2.13: C2C AN	D TCDS QUADS
		c
		B
		A
		APOLLO CM v3  Title  8.01: FPGA#2 SM C2C ON QUAD L  Size   Document Number   Rev   6089-127   A  Date:   Wednesday, October 16, 2024   Sheet 68 of 81

