gem5 快速上手

顾宇浩





关于我.....

- 顾宇浩
- 2022 届学硕
- 超算中心 302 实验室
- 个人主页:https://yhgu2000.github.io
- 研究方向:编译器、编程语言、虚拟机

gem5 = DES + ISA/ABI VM

Discrete Event Simulation/System 离散事件模拟/系统



Discrete Event Simulation/System 离散事件模拟/系统


gem5 = DES + ISA/ABI VM

Discrete Event Simulation/System 离散事件模拟/系统 ISA/ABI 层次的虚拟机



gem5 = DES + ISA/ABI VM

Discrete Event Simulation/System 离散事件模拟/系统 ISA/ABI 层次的虚拟机



ISA层: VMware、VirtualBox


ABI层: Rosetta转译层

gem5 = DES + ISA/ABI VM

Discrete Event Simulation/System 离散事件模拟/系统

事件队列

ISA/ABI 层次的虚拟机




ISA层: VMware、VirtualBox

ABI层:Rosetta转译层



Discrete Event Simulation/System 离散事件模拟/系统

 ISA/ABI 层次的虚拟机




ISA层: VMware、VirtualBox


ABI层: Rosetta转译层



Discrete Event Simulation/System 离散事件模拟/系统



ISA/ABI 层次的虚拟机




ISA层: VMware、VirtualBox

ABI层:Rosetta转译层



Discrete Event Simulation/System 离散事件模拟/系统



ISA/ABI 层次的虚拟机




ISA层: VMware、VirtualBox


ABI层:Rosetta转译层



Discrete Event Simulation/System 离散事件模拟/系统



ISA/ABI 层次的虚拟机




ISA层: VMware、VirtualBox


ABI层: Rosetta转译层



Discrete Event Simulation/System 离散事件模拟/系统



ISA/ABI 层次的虚拟机




ISA层: VMware、VirtualBox


ABI层: Rosetta转译层



Discrete Event Simulation/System 离散事件模拟/系统



ISA/ABI 层次的虚拟机



ISA层: VMware、VirtualBox

ABI层: Rosetta转译层


gem5 = DES + ISA/ABI VM

Discrete Event Simulation/System 离散事件模拟/系统

過度器
■
3

- 事件的发生在时间上是离散的
- 系统在事件发生之间没有状态变化
- 不同事件可能以任意的顺序出现





ISA层: VMware、VirtualBox

ABI层:Rosetta转译层

gem5 = DES + ISA/ABI VM

Discrete Event Simulation/System 离散事件模拟/系统

個度器 ■ 3

- 事件的发生在时间上是离散的
- 系统在事件发生之间没有状态变化
- 不同事件可能以任意的顺序出现

典型应用:GUI

ISA/ABI 层次的虚拟机

平台无关应用 Cross-platform
平台原生应用 Native App
操作系统 OS

White App

White App

ABI

White App

ISA层: VMware、VirtualBox

ABI层: Rosetta转译层

https://www.gem5.org/documentation/general_docs/building

https://www.gem5.org/documentation/general_docs/building

• 使用Docker: https://gty111.github.io/SYSU-ARCH/docs/LAB1/LAB1.html

https://www.gem5.org/documentation/general_docs/building

- 使用Docker: https://gty111.github.io/SYSU-ARCH/docs/LAB1/LAB1.html
- 手工配置
 - git clone https://gem5.googlesource.com/public/gem5
 - 使用apt安装依赖

```
sudo apt install build-essential git m4 scons zlib1g zlib1g-dev \
    libprotobuf-dev protobuf-compiler libprotoc-dev libgoogle-perftools-dev \
    python3-dev python-is-python3 libboost-all-dev pkg-config
```

• 在仓库根目录中执行:

scons build/X86/gem5.opt -j4

• 运行:./build/X86/gem5.opt --help

https://www.gem5.org/documentation/general_docs/building

- 手工配置
 - git clone https://gem5.googlesource.com/public/gem5
 - 使用apt安装依赖


```
sudo apt install build-essential git m4 scons zlib1g zlib1g-dev \
    libprotobuf-dev protobuf-compiler libprotoc-dev libgoogle-perftools-dev \
    python3-dev python-is-python3 libboost-all-dev pkg-config
```

• 在仓库根目录中执行:

scons build/X86/gem5.opt -j4

• 运行:./build/X86/gem5.opt --help

SCons是什么



https://scons.org

• 一个构建系统,可用于C、C++、D、Java、Fortran...... 联想Linux中的make

•特点:基于Python,图灵完备

• 好用吗?也许吧!

```
SCon
                                     X86/python/gem5/components/memory/dram_interfaces/wideio.py.cc -> .pyo
X86/python/gem5/components/cachehierarchies/chi/nodes/private_l1_moesi_cache.py.cc -> .pyo
                               CXX] X86/mem/MemInterface.py.cc -> .pyo
                        [EMBED PY] X86/python/gem5/prebuilt/demo/x86_demo_board.py -> .cc
                        [ CXX] X86/python/gem5/prebuilt/demo/x86_demo_board.py.cc -> .pyo
[EMBED PY] X86/python/gem5/components/cachehierarchies/ruby/topologies/__init__.py -> .cc
                        [EMBED PY] X86/arch/generic/InstDecoder.py -> .cc
[EMBED PY] X86/mem/AddrMapper.py -> .cc
https://li>
                               CXX] X86/python/gem5/components/cachehierarchies/ruby/topologies/__init__.py.cc -> .pyo CXX] X86/arch/generic/InstDecoder.py.cc -> .o
                                     X86/mem/AddrMapper.py.cc -> .pyo
                               CXX1 X86/arch/generic/InstDecoder.py.cc -> .pyo
                        [EMBED PY] X86/arch/x86/AtomicSimpleCPU.py -> .cc
                        [EMBED PY] X86/cpu/simple/BaseSimpleCPU.py -> .cc
                        [EMBED PY] X86/mem/MemChecker.py -> .cc
                        [ TRACING] -> X86/debug/Faults.cc
                        [EMBED PY] X86/dev/Device.py -> .cc
                       [EMBED PY] X86/python/gem5/utils/requires.py -> .cc
[ CXX] X86/arch/x86/AtomicSimpleCPU.py.cc -> .pyo
                               CXX1 X86/cpu/simple/BaseSimpleCPU.py.cc -> .pyo
                               CXX1 X86/arch/x86/AtomicSimpleCPU.py.cc -> .o
                               CXX] X86/dev/Device.py.cc -> .pyo
                               CXX] X86/mem/MemChecker.py.cc -> .pyo
                        [EMBED PY] X86/mem/Bridge.py -> .cc
                       [EMBED PY] X86/learning_gem5/part2/SimpleMemobj.py -> .cc
[ CXX] X86/python/gem5/utils/requires.py.cc -> .pyo
                       [EMBED PY] X86/mem/HMCController.py -> .cc
[EMBED PY] X86/python/gem5/prebuilt/__init__.py -> .cc
                                     X86/python/m5/util/convert.py -> .cc
                        [EMBED PY] X86/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/12_cache.py -> .cc
                               CXX1 X86/learning_gem5/part2/SimpleMemobj.py.cc -> .pyo
                               CXX1 X86/mem/Bridge.py.cc -> .pyo
                               CXX1 X86/mem/HMCController.py.cc -> .pyo
                               CXX] X86/python/gem5/prebuilt/__init__.py.cc -> .pyo
                               CXX] X86/python/gem5/components/cachehierarchies/ruby/caches/mesi_two_level/l2_cache.py.cc -> .pyo
                               CXX1 X86/python/m5/util/convert.py.cc -> .pyo
```

使用gem5

• gem5的用户界面就是Python解释器

通过编写Python脚本配置仿真的系统,在脚本里调用Python函数m5.simulate()执行仿真

```
声方教程中的元场。configs/learning gem5/part1/simple nv
# set up the root SimObject and start the simulation
root = Root(full_system = False, system = system)
# instantiate all of the objects we've created above
m5.instantiate()

print("Beginning simulation!")
exit_event = m5.simulate()
print('Exiting @ tick %i because %s' % (m5.curTick(), exit_event.getCause()))
```

• 执行脚本:./build/X86/gem5.opt configs/learning_gem5/part1/simple.py



使用gem5

• gem5的用户界面就是Python解释器

通过编写Python脚本配置仿真的系统,在脚本里调用Python函数m5.simulate()执行仿真

```
# set up the root SimObject and start the simulation
root = Root(full_system = False, system = system)
# instantiate all of the objects we've created above
m5.instantiate()

print("Beginning simulation!")
exit_event = m5.simulate()
print('Exiting @ tick %i because %s' % (m5.curTick(), exit_event.getCause()))
```

• 执行脚本:./build/X86/gem5.opt configs/learning_gem5/part1/simple.py



工作目录中生成m5out目录

create the system we are going to simulate
system = System()

Set the clock frequency of the system (and all of its children)
system.clk_domain = SrcClockDomain()
system.clk_domain.clock = '1GHz'
system.clk_domain.voltage_domain = VoltageDomain()

Set up the system
system.mem_mode = 'timing' # Use timing accesses
system.mem_ranges = [AddrRange('512MB')] # Create an address range

Create a simple CPU
system.cpu = TimingSimpleCPU()

Create a memory bus, a system crossbar, in this case
system.membus = SystemXBar()

Hook the CPU ports up to the membus
system.cpu.icache_port = system.membus.cpu_side_ports
system.cpu.dcache_port = system.membus.cpu_side_ports

config.* 记录了仿真运行前的所有参数配置 stats.txt 仿真结果,所有的统计数据 顾字浩 <guyh9@mail2.sysu.edu.cn>

第一个仿真:首次适应内存分配

First-Fit Memory Allocation

- void* malloc(size_t size); 在堆中分配不少于 size 大小的连续内存段,返回起始地址指针,失败则返回nullptr
- void free(void* ptr);

 释放之前由 malloc 返回的指针,回收指针指向的内存段以待下次分配

- 将内存资源看作是N个字节的数组, 地址从0到N-1
- 每次内存分配以字节为单位进行,如果分配失败则返回-1

- void* malloc(size_t size); 在堆中分配不少于 size 大小的连续内存段,返回起始地址指针,失败则返回nullptr
- void free(void* ptr);

 释放之前由 malloc 返回的指针,回收指针指向的内存段以待下次分配

简化:

- 将内存资源看作是N个字节的数组, 地址从0到N-1
- 每次内存分配以字节为单位进行,如果分配失败则返回-1

0 9 N=10

- void* malloc(size_t size); 在堆中分配不少于 size 大小的连续内存段,返回起始地址指针,失败则返回nullptr
- void free(void* ptr);

 释放之前由 malloc 返回的指针,回收指针指向的内存段以待下次分配

- 将内存资源看作是N个字节的数组, 地址从0到N-1
- 每次内存分配以字节为单位进行,如果分配失败则返回-1



- void* malloc(size_t size); 在堆中分配不少于 size 大小的连续内存段,返回起始地址指针,失败则返回nullptr
- void free(void* ptr);

 释放之前由 malloc 返回的指针,回收指针指向的内存段以待下次分配


- 将内存资源看作是N个字节的数组, 地址从0到N-1
- 每次内存分配以字节为单位进行,如果分配失败则返回-1



- void* malloc(size_t size); 在堆中分配不少于 size 大小的连续内存段,返回起始地址指针,失败则返回nullptr
- void free(void* ptr);

 释放之前由 malloc 返回的指针,回收指针指向的内存段以待下次分配

- 将内存资源看作是N个字节的数组, 地址从0到N-1
- 每次内存分配以字节为单位进行,如果分配失败则返回-1



- void* malloc(size_t size); 在堆中分配不少于 size 大小的连续内存段,返回起始地址指针,失败则返回nullptr
- void free(void* ptr);

 释放之前由 malloc 返回的指针,回收指针指向的内存段以待下次分配

- 将内存资源看作是N个字节的数组, 地址从0到N-1
- 每次内存分配以字节为单位进行,如果分配失败则返回-1



- void* malloc(size_t size); 在堆中分配不少于 size 大小的连续内存段,返回起始地址指针,失败则返回nullptr
- void free(void* ptr); 释放之前由 malloc 返回的指针,回收指针指向的内存段以待下次分配

- 将内存资源看作是N个字节的数组, 地址从0到N-1
- 每次内存分配以字节为单位进行,如果分配失败则返回-1



- void* malloc(size_t size); 在堆中分配不少于 size 大小的连续内存段,返回起始地址指针,失败则返回nullptr
- void free(void* ptr); 释放之前由 malloc 返回的指针,回收指针指向的内存段以待下次分配

简化:

- 将内存资源看作是N个字节的数组, 地址从0到N-1
- 每次内存分配以字节为单位进行,如果分配失败则返回-1




给定N和一张表:

时刻	0	1	3	7	6	10	•••
大小	1	5	3	4	7	2	•••
生存期	9	4	5	1	2	9	


是否所有的分配请求都能被满足?

顾宇浩 <guyh9@mail2.sysu.edu.cn>


Let's code! (创建文件)




Let's code! (创建文件)




Let's code! (创建文件)





Let's code! (创建文件)



Let's code! (创建文件)







```
Src
arch
arch-sysu
mem_alloc.cc
hmem_alloc.hh
MemAlloc.py
SConscript
```

```
1 # 导入构建过程中的所有其它符号(固定写法)
```


2 Import('*')

```
Src
⇒ arch
⇒ arch-sysu
⇔ mem_alloc.cc
h mem_alloc.hh
⇔ MemAlloc.py
⇔ SConscript
```


```
1 # 导入构建过程中的所有其它符号 (固定写法)
2 Import('*')
3
4 # 声明要添加哪些 SimObject
5 SimObject('MemAlloc.py', sim_objects=['MemAlloc', 'MemRequest'])
```


```
✓ Image: src
→ Image: arch
→ arch-sysu
← mem_alloc.cc
h mem_alloc.hh
← MemAlloc.py
← SConscript
```


```
1 # 导入构建过程中的所有其它符号 (固定写法)
2 Import('*')
3
4 # 声明要添加哪些 SimObject
5 SimObject('MemAlloc.py', sim_objects=['MemAlloc', 'MemRequest'])
6
7 # 添加 C++ 源文件
8 Source('mem_alloc.cc')
9
```




```
1 # 导入构建过程中的所有其它符号(固定写法)
2 Import('*')
3
4 # 声明要添加哪些 SimObject
5 SimObject('MemAlloc.py', sim_objects=['MemAlloc', 'MemRequest'])
6
7 # 添加 C++ 源文件
8 Source('mem_alloc.cc')
9
10 # 添加一个新的调试标志
11 DebugFlag('MemAlloc', "Some discription for this MemAlloc debug flag")
12
```









```
1 from m5.SimObject import SimObject
3
//
```




```
1 from m5.params import *
2 from m5.SimObject import SimObject
3
4
5 class MemAlloc(SimObject):
6 type = "MemAlloc" # 习惯上与类名相同
7 cxx_header = "arch-sysu/mem_alloc.hh" # SimObject定义的头文件
8 cxx_class = "gem5::MemAlloc" # C++类名
9
10 # 定义我们需要的参数,等号左边的名称就对应了C++类构造函数中params的成员名
11 size = Param.Int("Total avaliable memory size")
12
```




```
from m5.params import *
     from m5.SimObject import SimObject
     class MemAlloc(SimObject):
         type = "MemAlloc" # 习惯上与类名相同
         cxx_header = "arch-sysu/mem_alloc.hh" # SimObject定义的头文件
         cxx_class = "gem5::MemAlloc" # C++类名
         # 定义我们需要的参数,等号左边的名称就对应了C++类构造函数中params的成员名
11
         size = Param.Int("Total avaliable memory size")
12
13
     class MemRequest(SimObject):
         type = "MemRequest"
         cxx_header = "arch-sysu/mem_alloc.hh"
17
         cxx_class = "gem5::MemRequest"
         # 参数可以为另一个SimObject对象
         mem_alloc = Param.MemAlloc("Reference to MemAlloc object")
         size = Param.Int("Number of bytes to allocate")
         when = Param.Tick("Time at which the memory allocation is requested")
         life = Param.Tick("Time after which the allocated memory is freed")
25
```






```
Src
⇒ arch
✓ arch-sysu
✓ mem_alloc.cc
h mem_alloc.hh
MemAlloc.py
SConscript
```


```
1 #pragma once
2
3 // 必须
4 #include "sim/sim_object.hh"
5 > …
15
```




```
#pragma once
      #include "sim/sim_object.hh"
15
     namespace gem5 {
17
18 > /**...
     class MemAlloc : public SimObject
22
     public:
       MemAlloc(const MemAllocParams& params);
      public:
       int alloc(int size);
31
32 >
       bool free(int ptr);
   > private: ...
```



```
#pragma once
      #include "sim/sim_object.hh"
15
     namespace gem5 {
17
18 > /**...
     class MemAlloc : public SimObject
22
     public:
       MemAlloc(const MemAllocParams& params);
      public:
       int alloc(int size);
31
32 >
       bool free(int ptr);
   > private: ...
```




```
#pragma once
      #include "sim/sim_object.hh"
15
     namespace gem5 {
17
18 > /**...
     class MemAlloc : public SimObject
22
     public:
       MemAlloc(const MemAllocParams& params);
      public:
       int alloc(int size);
31
32 >
       bool free(int ptr);
   > private: ...
```




```
#pragma once
      #include "sim/sim_object.hh"
15
     namespace gem5 {
17
18 > /**...
     class MemAlloc : public SimObject
22
     public:
       MemAlloc(const MemAllocParams& params);
      public:
       int alloc(int size);
31
32 >
       bool free(int ptr);
   > private: ...
```

```
class MemRequest : public SimObject
59
     public:
61
       MemRequest(const MemRequestParams& params);
     public:
       void startup() override;
   > private: --
     };
92
      void
93
      MemRequest::startup()
94
95
         schedule(_alloc, _when);
96
```




```
#pragma once
      #include "sim/sim_object.hh"
15
     namespace gem5 {
17
18 > /**...
     class MemAlloc : public SimObject
22
     public:
       MemAlloc(const MemAllocParams& params);
      public:
       int alloc(int size);
31
32 >
       bool free(int ptr);
   > private: ...
```

```
class MemRequest : public SimObject
59
     public:
61
      MemRequest(const MemRequestParams& params);
     public:
       void startup() override;
   > private: --
     };
92
      void
93
      MemRequest::startup()
94
95
        schedule(_alloc, _when);
96
                    事件
                    对象
```



```
#pragma once
      #include "sim/sim_object.hh"
15
     namespace gem5 {
17
18 > /**...
     class MemAlloc : public SimObject
22
     public:
       MemAlloc(const MemAllocParams& params);
      public:
       int alloc(int size);
31
32 >
       bool free(int ptr);
   > private: ...
```

```
class MemRequest : public SimObject
59
     public:
61
      MemRequest(const MemRequestParams& params);
     public:
       void startup() override;
   > private: --
     };
92
      void
93
      MemRequest::startup()
94
95
        schedule(_alloc, _when);
96
                            发生
                            时刻
```



```
#pragma once
                                                          class MemRequest : public SimObject
                                                    59
      #include "sim/sim_object.hh"
                                                         public:
                                                    61
                                                            MemRequest(const MemRequestParams& params);
15
     namespace gem5 {
                                                          public:
17
18 > /**...
                                                            void startup() override;
     class MemAlloc : public SimObject
22
                                                       > private: --
     public:
                                                          };
       MemAlloc(const MemAllocParams& params);
                                                    92
                                                           void
      public:
                                                    93
                                                           MemRequest::startup()
       int alloc(int size);
31
                                                              <del>schedule(</del>_alloc, _when);
32 >
                                                    96
       bool free(int ptr);
   > private: ...
```

发生

时刻

```
#pragma once
                                                                                           class MemRequest : public SimObject
                                                                                      59

✓ 

✓ src

                                           #include "sim/sim_object.hh"
                                                                                           public:
                                                                                      61
                                                                                             MemRequest(const MemRequestParams& params);
      arch
                                      15
                                           namespace gem5 {
                                                                                           public:
 arch-sysu
                                                                                             void startup() override;
      C** mem_alloc.c
                                                                                      69
                                                                                         > private: "
                                        EventFunctionWrapper _alloc;
                              78
      h++ mem_alloc.h
                                                                                ıs);
       🥏 MemAlloc.p
                                _alloc(
                                                                                             void
                                 [this]() {
                                   _addr = _memAlloc→alloc(_size);
                                                                                      93
                                                                                             MemRequest::startup()
       SConscript
                                  if (_addr \neq -1)
                                    // 如果分配失败就不用再安排释放事件了
                                                                                               <del>schedule(</del>_alloc, _when);
                                    schedule(_free, curTick() + _life);
                                                                                      96
                                   else
                                    // gem5提供的调试功能, MemAlloc要在SConscript中声明
                                    DPRINTF(MemAlloc, "fail to alloc %d\n", _size);
                                 name() + ".alloc")
                                                                                                                   发生
                                                                                                                  时刻
```

```
import m5
from m5.objects import *

# 创建内存分配器
mem_alloc = MemAlloc()
mem_alloc.size = 10
```

```
import m5
from m5.objects import *
 # 创建内存分配器
mem_alloc = MemAlloc()
mem_alloc.size = 10
reqdata = [
   (3, 0, 5),
   (4, 1, 8),
   (5, 7, 2),
 # 所有创建的SimObject对象必须关联到一个root对象上
root = Root(full_system=False)
# 此处只是一个示例: 利用Python的分支、循环等语法,我们可以很容易地描述庞大与复杂的体系结构
for i, (size, when, life) in enumerate(reqdata):
   # 创建每个内存请求
   mem_request = MemRequest()
   mem_request.mem_alloc = mem_alloc
   mem_request.size = size
    mem_request.when = when
   mem_request.life = life
   # 关联到root对象上
    setattr(root, f"req_{i}", mem_request)
```

```
import m5
from m5.objects import *
 # 创建内存分配器
mem_alloc = MemAlloc()
mem_alloc.size = 10
reqdata = [
   (3, 0, 5),
   (4, 1, 8),
   (5, 7, 2),
 # 所有创建的SimObject对象必须关联到一个root对象上
root = Root(full_system=False)
# 此处只是一个示例:利用Python的分支、循环等语法,我们可以很容易地描述庞大与复杂的体系结构
for i, (size, when, life) in enumerate(reqdata):
   # 创建每个内存请求
   mem_request = MemRequest()
   mem_request.mem_alloc = mem_alloc
   mem_request.size = size
    mem_request.when = when
   mem_request.life = life
   # 关联到root对象上
    setattr(root, f"req_{i}", mem_request)
m5.instantiate() # 前面所有创建的Python对象在这一行才会真正创建对应的C++类实例
print("Beginning simulation!")
exit_event = m5.simulate()
print("Exiting @ tick %i because %s" % (m5.curTick(), exit_event.getCause()))
```

Let's run!

```
$ ./build/X86/gem5.opt --debug-flags=MemAlloc arch-sysu/mem_alloc_1.py
gem5 Simulator System. https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Sep 19 2022 09:51:40
gem5 started Sep 19 2022 10:58:36
gem5 executing on GUYUHAD-UBUNTU, pid 175941
command line: ./build/X86/gem5.opt --debug-flags=MemAlloc arch-sysu/mem_alloc_1.py

Global frequency set at 10000000000000 ticks per second
build/X86/base/statistics.hh:278: warn: `allocFailureCounter` is a legacy stat. Legacy stat is a stat that does not belong to any st atistics::Group. Legacy stat is deprecated.

Beginning simulation!

build/X86/cim/cim/late cc:194: info: Entering event queue @ 0. Starting simulation...

7: req_2: fail to alloc 5

Exiting @ tick 10440744073709551615 because simulate() limit reached
```

m5out/stats.txt:

```
----- Begin Simulation Statistics ------
                                                                              # Number of seconds simulated (Second)
simSeconds
                                        18446744.073710
simTicks
                                                                                  # Number of ticks simulated (Tick)
                                        18446744073709551616
finalTick
                                        18446744073709551616
                                                                                  # Number of ticks from beginning of simulation
simFreq
                                                                           # The number of ticks per simulated second ((Tick/Sec
                                        10000000000000
                                                                          # Real time elapsed on the host (Second)
hostSeconds
                                                0.00
hostTickRate
                                        47284188590091771314176
                                                                                     # The number of ticks simulated per host se
                                                                          # Number of bytes of host memory used (Byte)
hostMemory
                                              114576
                                                                          # count of failures to allocate memory (Unspecified)
allocFailureCounter
------ End Simulation Statistics
                                                            顺手浩 <guyh9@mail2.sysu.edu.cn>
 2022/10/18
```

14

使用gem5中已有的组件

gem5 Boot Camp 2022

https://www.gem5.org/events/boot-camp-2022

我怎么知道有哪些类,它们都叫什么,怎么用?

在v21.2之前,只能查源代码:

```
# import the m5 (gem5) library created when gem5
import m5
# import all of the SimObjects
from m5.objects import *

# create the system we are going to simulate
system = System()

# Set the clock frequency of the system (and all
system.clk_domain = SrcClockDomain()
system.clk_domain.clock = '1GHz'
system.clk_domain.voltage_domain = VoltageDomain()

# Set up the system
system.mem_mode = 'timing'  # Use ti
system.mem_ranges = [AddrRange('512MB')] # Create

# Create a simple CPU
system.cpu = TimingSimpleCPU()
```

我怎么知道有哪些类,它们都叫什么,怎么用?

在v21.2之前,只能查源代码:

```
# import the m5 (gem5) library created when gem5
import m5
# import all of the SimObjects
from m5.objects import *

# create the system we are going to simulate
system = System()

# Set the clock frequency of the system (and all
system.clk_domain = SrcClockDomain()
system.clk_domain.clock = '1GHz'
system.clk_domain.voltage_domain = VoltageDomain()

# Set up the system
system.mem_mode = 'timing'  # Use ti
system.mem_mode = 'timing'  # Use ti
system.mem_ranges = [AddrRange('512MB')] # Create

# Create a simple CPU
system.cpu = TimingSimpleCPU()
```

我怎么知道有哪些类,它们都叫什么,怎么用?

在v21.2之前,只能查源代码:

```
# import the m5 (gem5) library created when gem5
import m5
# import all of the SimObjects
from m5.objects import *

# create the system we are going to simulate
system = System()

# Set the clock frequency of the system (and all
system.clk_domain = SrcClockDomain()
system.clk_domain.clock = '1GHz'
system.clk_domain.voltage_domain = VoltageDomain()

# Set up the system
system.mem_mode = 'timing'  # Use ti
system.mem_ranges = [AddrRange('512MB')] # Create

# Create a simple CPU
system.cpu = TimingSimpleCPU()
```


```
    ✓ src
    ✓ system.py
    ✓ sim
    ✓ SubSystem.py
    ✓ System.py
    ✓ System.py
    ✓ System.py
    ✓ System.py
```

\$./build/X86/gem5.opt --list-sim-objects > help.txt


```
desc: Source System
    target
           desc: Target System
System
      oto_unlink_shared_backstore
           desc: Automatically remove the shmem segment file upon
                 destruction. This is used only if shared_backstore is non-
    cache line size
        default: 64
           desc: Cache line size in bytes
    eventa index
        default: Parent.eventq_index
           desc: Event Queue Index
    exit_on_work_items
           desc: Exit from the simulation loop when encountering work item
                 annotations.
    init_param
           desc: numerical value to pass into simulator
           desc: Base of the 64KiB PA range used for memory-mapped m5ops.
                 to 0 to disable.
```

gem5 standard library

• v21.2之后, gem5引入了标准库来简化配置文件的编写:




• 使用标准库后,写配置文件就像攒机一样简单:



```
from gem5.components.boards.simple_board import SimpleBoard
from gem5.components.cachehierarchies.classic.no_cache import NoCache
from gem5.components.memory.single_channel import SingleChannelDDR3_1600
from gem5.components.processors.simple_processor import SimpleProcessor
from gem5.components.processors.cpu_types import CPUTypes
from gem5.resources.resource import Resource
from gem5.simulate.simulator import Simulator
# Obtain the components.
cache_hierarchy = NoCache()
memory = SingleChannelDDR3_1600("1GiB")
processor = SimpleProcessor(cpu_type=CPUTypes.ATOMIC, num_cores=1)
#Add them to the board.
board = SimpleBoard(
    clk_freq="3GHz",
    processor=processor,
    memory=memory,
    cache_hierarchy=cache_hierarchy,
 # Set the workload.
binary = Resource("x86-hello64-static")
board.set_se_binary_workload(binary)
simulator = Simulator(board=board)
simulator.run()
```


• 使用标准库后,写配置文件就像攒机一样简单:



```
from gem5.components.boards.simple_board import SimpleBoard
from gem5.components.cachehierarchies.classic.no_cache import NoCache
from gem5.components.memory.single_channel import SingleChannelDDR3_1600
from gem5.components.processors.simple_processor import SimpleProcessor
from gem5.components.processors.cpu_types import CPUTypes
from gem5.resources.resource import Resource
from gem5.simulate.simulator import Simulator
 # Obtain the components.
cache_hierarchy = NoCache()
memory = SingleChannelDDR3_1600("1GiB")
processor = SimpleProcessor(cpu_type=CPUTypes.ATOMIC, num_cores=1)
#Add them to the board.
board = SimpleBoard(
    clk_freq="3GHz",
    processor=processor,
    memory=memory,
    cache_hierarchy=cache_hierarchy,
 # Set the workload.
binary = Resource("x86-hello64-static")
board.set_se_binary_workload(binary)
simulator = Simulator(board=board)
simulator.run()
```

https://www.gem5.org/documentation/gem5-stdlib/overview

• 使用标准库后,写配置文件就像攒机一样简单:



from gem5.components.boards.simple_board import SimpleBoard from gem5.components.cachehierarchies.classic.no_cache import NoCache from gem5.components.memory.single_channel import SingleChannelDDR3_1600 from gem5.components.processors.simple_processor import SimpleProcessor from gem5.components.processors.cpu_types import CPUTypes from gem5.resources.resource import Resource from gem5.simulate.simulator import Simulator # Obtain the components. cache_hierarchy = NoCache() memory = SingleChannelDDR3_1600("1GiB") processor = SimpleProcessor(cpu_type=CPUTypes.ATOMIC, num_cores=1) #Add them to the board. board = SimpleBoard(clk_freq="3GHz", processor=processor, memory=memory, cache_hierarchy=cache_hierarchy, et the workload. nary = Resource("x86-hello64-static") set_se_binary_workload(binary) up the Simulator and run the simulation. lator = Simulator(board=board) or.run()

https://www.gem5.org/d/ci/ne tath.n/gem5-stdlib/overview

实验一作业

- 向MemAlloc中添加功能:
 - 添加一个MemFreeReq类,这个类有一个addr和when参数,它会在when 时刻释放addr指向的内存段
 - 添加调试输出:每当内存段被错误释放时, cout << 错误地址
 - 添加统计量:整个模拟过程中,内存碎片(不连续的空闲空间)最多时候的数量
- •添加并使用MinorCPU 编写一个素数筛程序并模拟运行
- 给gem5添加X87 FSUBR指令 只需要修改十几行代码即可