```
reg [31:0] Registradores [31:0];
Nome
Matricula
                                                         assign data1 = Registradores[read1];
                                                         assign data2 = Registradores[read2];
assign pc_4 = pc+4;
                                                         always @(posedge clk or posedge res)
assign shiftleft2 = signalextended << 2;</pre>
                                                           if (regwrite)
assign add pc branch target = pc 4 + shiftleft2;
                                                           begin
assign and branch = branch & zero;
                                                            Registradores[writereg] <= writedata;</pre>
assign new pc = (and branch)?
                    add pc branch target: pc 4;
                                                       module DataMem( input res,input clk, input
PC prog_counter(clk, res, new_pc, pc);
                                                       MemRead, input MemWrite, input [31:0]
                                                       writeData,input [31:0] address, output[31:0]
InstructionMem instructionmem(res, pc>>2,
instruction);
                                                       readData);
ControlUnit uc(instruction[31:26], regdst, alusrc,
                                                           reg [31:0] memory [127:0];
memtoreg, regwrite, memread, memwrite, branch,
                                                          always @(address)
                                                          begin
assign signalextended = (instruction[15]) ?
                                                           if (MemRead)
               {16'hFFFF,instruction[15:0]}:
                                                                 readData <= memory[address];</pre>
               {16'd0,instruction[15:0]}
                                                          end
assign muxRegDst = (regdst)?
                                                         always @(posedge clk, posedge res)
            instruction[15:11]:instruction[20:16];
                                                           if (MemWrite)
Register Bank register bank(res,
                                                               memorv[address] <= writeData;</pre>
clk,instruction[25:21],instruction[20:16],
muxRegDst, writedata, regwrite, data1, data2);
                                                       module InstructionMem (
AluControl alucontrol(aluop,
                                                        input res, input [31:0] address, output [31:0]
instruction[5:0],aluctrl);
                                                       instruction out );
assign alu_B = (alusrc) ? signalextended:data2 ;
Alu alu(aluctrl, data1, alu B, aluout, zero);
                                                       reg [31:0] instruction[31:0];
DataMem
datamem(res,clk,memread,memwrite,data2,
                                                        assign instruction_out = instruction[address];
aluout>>2, readData);
                                                       module PC(input clk, input res, input [31:0] pc in,
assign writedata = (memtoreg) ? readData:aluout ;
                                                       output [31:0] pc);
                                                       reg [31:0] pc_reg;
-----ALU CTRL-----
                                                        assign pc = pc_reg;
module AluControl(input [1:0] aluop,input [5:0]
                                                        always@(posedge clk, posedge res)
funct, output [3:0] alucontrol);
                                                          begin
always @(aluop or funct)
                                                               if(res==1)
begin
                                                                pc reg \leq 0;
  case (aluop)
                                                               else if(clk==1)
    0: alucontrol <= 4'd2: // ADD para sw e lw
                                                                 pc_reg <= pc_in;</pre>
    1: alucontrol <= 4'd6; // SUB para branch
                                                               end
   default:
                                                       ----- ALU -----
        begin
                                                       module Alu(input [3:0] alucontrol, input [31:0] A,
        case (funct)
                                                       input [31:0] B, output [31:0] aluout, output zero);
               32: alucontrol <= 4'd2; // ADD
                34: alucontrol <= 4'd6: // SUB
                                                       assign zero = (aluout == 0);
               36: alucontrol <= 4'd0; // AND
                                                       always @(alucontrol, A, B)
               37: alucontrol <= 4'd1: // OR
                                                          begin
                39: alucontrol <= 4'd12; // NOR
                                                            case (alucontrol)
               42: alucontrol <= 4'd7; // SLT
                                                               0: aluout \leq A & B; // AND
        default: alucontrol <= 4'd15; // Nada
                                                               1: aluout \leq A | B; // OR
acontece
                                                               2: aluout \leq A + B; // ADD
                                                               6: aluout <= A - B; // SUB
                                                               7: aluout <= A < B ? 32'd1:32'd0; //SLT
module Register_Bank(input res,input clk,input
                                                               12: aluout \leq \sim (A \mid B); // NOR
[4:0] read1,input [4:0] read2,input [4:0] writereg,
                                                               default: aluout <= 0; //default 0, Nada</pre>
input [31:0] writedata, input regwrite, output [31:0]
                                                       endcase
```

data1,output [31:0] data2);

------ Control Unit ------- module ControlUnit(input [5:0] opcode,output regdst, output alusrc, output memtoreg, output regwrite, output memread, output memwrite, output branch, output [1:0] aluop);

oruncii, output [1.	oj uruop),	
always	6'd8:	6'd43: // <b>sw</b>
@(opcode)	// addi	begin
begin	begin	regdst <= 0 ;
case(opcode)	$regdst \le 0$ ;	alusrc <= 1;
6'd0: // <b>R type</b>	alusrc <= 1;	memtoreg <= 0;
begin	memtoreg <=	regwrite <= 0;
regdst <= 1;	0;	memread <= 0;
alusrc <= 0;	regwrite <= 1	memwrite <= 1;
memtoreg <=	;	branch <= 0;
0;	memread <=	aluop <= 0;
regwrite <= 1;	0;	
$ $ memread $\leq 0$ ;	memwrite <=	
memwrite<=	0;	end
0;	branch $\leq 0$ ;	default:// <b>nop</b>
branch <= 0;	aluop <= 0;	begin
aluop <= 2;	end	regdst <= 0;
	6'd35: // <b>lw</b>	alusrc <= 0;
	begin	memtoreg <= 0;
end	regdst $\leq 0$ ;	regwrite <= 0;
6'd4: // <b>beq</b>	alusrc <= 1;	memread <= 0;
begin	memtoreg <=	memwrite <= 0;
regdst <= 0;	1;	branch <= 0;
alusrc <= 0;	regwrite <= 1	aluop <= 0;
memtoreg <=	;	end
0;	memread <=	
regwrite <= 0;	1;	
memread <= 0;	memwrite <=	
memwrite <=	0;	
0;	branch <= 0;	
branch <= 1;	aluop <= 0;	
aluop <= 1;		
	end	
end	CHU	
LIIU	I	I


Tabela com as saídas da Unidade de Controle

Sinal		
regdst		
branch		
MemRead		
MemtoReg		
ALUop		
MemWrite		
ALUSrc		
RegWrite		

- Suponha Ri = i para os registradores.
   Executar 7 ciclos. Qual o valor final de R1 ?
   Qual valor final de PC ?
- 0: ADDI R1,R1,5
- 4: ADD R1,R1,R2
- 8: BEQ R1,R8,-2
- 12: BEQ R1,R10,2
- 16: ADDI R1,R1,3
- 20: ADD R7,R4,R1
- 24: ADD R1,R1,R2
- 2. Codificar as instruções em hexadecimal as instruções das linhas 0, 8 e 20 da questão 1.
- 3. **Modifique o código Verilog** para Incluir a Instrução BLEZ. Faça anotações no desenho do Datapath. Preencha todas as linhas do datapath com a execução do BLEZ R3,-2 Preencha a tabela da unidade de controle também.
- 4. **Modifique o código Verilog** para Incluir a Instrução SRLV. Faça anotações no desenho do Datapath. Preencha todas as linhas do datapath com a execução do SRLV R3,R4,R5 Preencha a tabela da unidade de controle também. Note que ela é diferente da SLL ou SRL vista em aula. Atenção.

Modifique as linhas 4-16 da questão 1 para 4: SRLV R1,R1,R2 8: BLEZ R1,2 12: SUB R1,R1,R8 16: BLEZ R1,-2


Qual o valor de R1 após 10 ciclos.



Func = 32 34 36 37 39 42 add sub and or nor slt

BLEZ -- Branch on less than or equal to zero

Description:	Branches if the register is less than or equal to zero		
Operation:	if \$s <= 0 advance_pc (offset << 2)); else advance_pc (4);		
Syntax:	blez \$s, offset		
Encoding:	0001 10ss sss0 0000 iiii iiii iiii iiii		



## SRL -- Shift right logical

Description:	Shifts a register value right by the shift amount (shamt) and places the value in the destination register. Zeroes are shifted in.
Operation:	\$d = \$t >> h; advance_pc (4);
Syntax:	srl \$d, \$t, h
Encoding:	0000 00t tttt dddd dhhh hh00 0010

## SRLV -- Shift right logical variable

Description:	Shifts a register value right by the amount specified in \$s and places the value in the destination register. Zeroes are shifted in.
Operation:	\$d = \$t >> \$s; advance_pc (4);
Syntax:	srlv \$d, \$t, \$s
Encoding:	0000 00ss ssst tttt dddd d000 0000 0110

