

<u>Help</u>

selfpoised ~

<u>Course Progress Dates Course Notes Discussion</u>

★ Course / 7. Performance Measures / Lecture Videos (33:12)

(J

✓ Previous
Image: A contract of the contract of the

LE7.2


 \square Bookmark this page

⊞ Calculator

LE7.2.1 Pipeline Design

5/5 points (ungraded)

Consider the following combinational encryption device constructed from six modules:



The device takes an integer value, X, and computes an encrypted version C(X). In the diagram above, each combinational component is marked with its propagation delay in ns; contamination delays are zero for each component.

In answering the following questions assume that registers added to the circuit introduce no additional delays (i.e., the registers have a contamination and propagation delay of zero, as well as zero setup and hold times). Any modifications must result in a circuit that obeys our rules for a well-formed pipeline and that computes the same results as the combinational circuit above. Remember that our pipeline convention requires that every pipeline stage has a register on its output.

(A) What is the latency of the combinational encryption device?	
Latency of device (ns): 9	
(B) If we want to increase the throughput of the encryption device, what is the minimum numneed to add?	iber of registers we
Minimum number of registers: 3	
(C) If we are required to add exactly 5 registers, what is the best throughput we can achieve?	?
Maximum throughput (1/ns): 1/5	
(D) If we can add as many registers as we like, what is the upper bound on the throughput we	e can achieve?
Maximum throughput (1/ns): 1/4	
(E) If we can add as many registers as we like, what is the lower bound on the latency we car	n achieve?
Minimum latency (ns): 9	
Submit	

LE7.2.2 Pipelining Combinational Logic

2/2 points (ungraded)

A combinational circuit C, built entirely from 2-input NAND gates having a propagation delay of 2 ns, has a propagation delay of 20 ns. You pipeline C for maximum throught using the minimum number of registers necessary; the registers have 1ns setup time and 1ns propagation delay. What would you expect for the late the resulting pipeline?


Latency of pipelined version (ns): 40		~	
Throughput of pipelined version (1/ns):	1/4		~
Submit			

LE7.2.3 Building a Pipeline

5/5 points (ungraded)

The top-secret diagram of the NSA's phone call tracking circuitry is shown below. We don't know what the boxes do, but we do know their t_{PD} (annotated inside each component) and how they are connected.


You've been hired to do a design study looking into pipelining the circuit above. Assume that the pipeline registers have $t_{CD}=0$, $t_{PD}=0$, $t_{SETUP}=1$, $t_{HOLD}=0$. Recall that using our pipelining convention, each pipelined circuit must have at least 1 register on the P(X,Y,Z) signal.



What are the latency and throughput of a 1-pipeline implementation?



Add pipeline boundaries to the circuit, choosing the boundaries to achieve maximum throughput. Use the minimum number of registers necessary to achieve this throughput. Provide your answer by dragging the correct number of pipeline registers onto each of the dashed square boxes.



日

'hat are	the latency and throughput of your pipelined circuit?	
atency:	20	
nroughp	ut: 1/4	
3 1		
Submit		
iscuss	sion	Hide Discussion
pic: 7. Perf	ormance Measures / LE7.2	Tilde Discussion
		Add a Post
Show all p	osts 🗸	by recent activity 🗸
	u need help	2
Watch	n this lecture if you need some help regarding methodology of pipelining https://nptel.ac.in/courses/117106114/	₹
-	ters on the input of NSA's whatever	2
-	ters on the input of NSA's whatever he question right but this contrary to what we have already learned, i.e we learned not to put registers on the inpu	uts so when
<u>I got t</u>	he question right but this contrary to what we have already learned, i.e we learned not to put registers on the inputs is it required to use a register in the final stage output of a pipeline?	uts so when
<u>I got t</u> ■ Why I know	the question right but this contrary to what we have already learned, i.e we learned not to put registers on the inputs is it required to use a register in the final stage output of a pipeline? It is required to use a register to remember the output in the pipeline middle stage, but why a register is needed	uts so when 4 in the final ou
Ugot to Light to Lig	he question right but this contrary to what we have already learned, i.e we learned not to put registers on the inputs is it required to use a register in the final stage output of a pipeline?	uts so when 4 in the final ou
<u>I got t</u> <u>Why</u> <u>I know</u> <u>Note</u> <u>solut</u>	that from every input to output path there must be exactly the same number of pipeline registers.	uts so when 4 in the final ou 5 for your 2
Lgot to Why I know Note solut Why STA	that from every input to output path there must be exactly the same number of pipeline registers in to be valid?	uts so when 4 in the final ou 5 for your 2 olution to be v
Why Lknow Note Solut Why	is it required to use a register in the final stage output of a pipeline? vit is required to use a register to remember the output in the pipeline middle stage, but why a register is needed that from every input to output path there must be exactly the same number of pipeline registers ion to be valid? Note that from every input to output path there must be exactly the same number of pipeline registers for your so FF] How to calculate tclk and Tpd at various stages of pipelining?	uts so when 4 in the final ou 5 for your 2 olution to be v
Why I know Note solut Why " ISTA I am a 7.2.1	is it required to use a register in the final stage output of a pipeline? vit is required to use a register to remember the output in the pipeline middle stage, but why a register is needed that from every input to output path there must be exactly the same number of pipeline registers ion to be valid? Note that from every input to output path there must be exactly the same number of pipeline registers for your so FF] How to calculate tclk and Tpd at various stages of pipelining? Subsolutely confused on how to calculate Tclk and Tpd at various pipelining stagesNone of my answers seem to be	uts so when 4 in the final ou 5 for your 2 olution to be v 2 e correct :/ Pl 2
Why I know Note solut Why " STA I am a T.2.1 ISTA [ISTA [ISTA Coun	the question right but this contrary to what we have already learned, i.e we learned not to put registers on the input is it required to use a register in the final stage output of a pipeline? It is required to use a register to remember the output in the pipeline middle stage, but why a register is needed that from every input to output path there must be exactly the same number of pipeline registers ion to be valid? Note that from every input to output path there must be exactly the same number of pipeline registers for your so that from every input to output path there must be exactly the same number of pipeline registers for your so that from every input to output path there must be exactly the same number of pipeline registers for your so that from every input to output path there must be exactly the same number of pipeline registers for your so that from every input to output path there must be exactly the same number of pipeline registers for your so that from every input to output path there must be exactly the same number of pipeline registers for your so that from every input to output path there must be exactly the same number of pipeline registers for your so that from every input to output path there must be exactly the same number of pipeline registers for your so that from every input to output path there must be exactly the same number of pipeline registers for your so that from every input to output path there must be exactly the same number of pipeline registers for your so that from every input to output path there must be exactly the same number of pipeline? It is it required to use a register in the pipeline indicates and the pipeline in pipeline	uts so when 4 in the final ou 5 for your 2 olution to be v 2 e correct :/ Pl 2 ne with a mor
Why I know Note solut Why " I STA I am a selection in the best selection in the selection	the question right but this contrary to what we have already learned, i.e we learned not to put registers on the input is it required to use a register in the final stage output of a pipeline? It is required to use a register to remember the output in the pipeline middle stage, but why a register is needed that from every input to output path there must be exactly the same number of pipeline registers into be valid? Note that from every input to output path there must be exactly the same number of pipeline registers for your so that from every input to output path there must be exactly the same number of pipeline registers for your so that from every input to output path there must be exactly the same number of pipeline registers for your so pipelining? The provided is a register of pipelining? The provided is a register of pipelining stages. None of my answers seem to be compared to the pipelining of the pipelining. The provided is a register of the pipelining of the pipelining pipeline implementation If you can provide meaning the pipeline implementation If you can provide meaning pipeline implementation If you	uts so when 4 in the final ou 5 for your 2 olution to be v 2 e correct :/ Pl 2 ne with a mor
Why I know Note solut Why " ISTA I am a 7.2.1 ISTA ISTA ISTA LET.2	the question right but this contrary to what we have already learned, i.e we learned not to put registers on the input is it required to use a register in the final stage output of a pipeline? It is required to use a register to remember the output in the pipeline middle stage, but why a register is needed that from every input to output path there must be exactly the same number of pipeline registers ion to be valid? Note that from every input to output path there must be exactly the same number of pipeline registers for your so that from every input to output path there must be exactly the same number of pipeline registers for your so pipeline to calculate tolk and Tpd at various stages of pipelining? The boolutely confused on how to calculate Tclk and Tpd at various pipelining stagesNone of my answers seem to be conditional and the conditional pipelining. The pipelining is pipelining and the conditional pipeline implementation and the conditional provider is throughput we can achieve with 5 registers is 1/5: place 3 (!) registers on the output and two registers on the and 2.3 Pipelining	uts so when 4 in the final ou 5 for your 2 olution to be v 2 e correct :/ Pl 2 ne with a mor 10 rcs leading to
Why I know Note solut Why " I STA I am a T.2.1 I STA I am a LE7.2 TIS-1	the question right but this contrary to what we have already learned, i.e we learned not to put registers on the input is it required to use a register in the final stage output of a pipeline? It is required to use a register to remember the output in the pipeline middle stage, but why a register is needed that from every input to output path there must be exactly the same number of pipeline registers ion to be valid? Note that from every input to output path there must be exactly the same number of pipeline registers for your so that from every input to output path there must be exactly the same number of pipeline registers for your so pipeline to calculate tolk and Tpd at various stages of pipelining? The boolutely confused on how to calculate Tclk and Tpd at various pipelining stagesNone of my answers seem to be conditional and the conditional pipelining. The pipelining is pipelining and the conditional pipeline implementation and the conditional provider is throughput we can achieve with 5 registers is 1/5: place 3 (!) registers on the output and two registers on the and 2.3 Pipelining	uts so when 4 in the final ou 5 for your 2 olution to be v 2 e correct :/ Pl 2 ne with a mor 10 rcs leading to
Why I know Note solut Why " I STA I am a solut Why " I STA I am a solut Why " LETA LETA TIS-1	the question right but this contrary to what we have already learned, i.e we learned not to put registers on the inputs is it required to use a register in the final stage output of a pipeline? It is required to use a register to remember the output in the pipeline middle stage, but why a register is needed that from every input to output path there must be exactly the same number of pipeline registers in to be valid? Note that from every input to output path there must be exactly the same number of pipeline registers for your so that from every input to output path there must be exactly the same number of pipeline registers for your so that from every input to output path there must be exactly the same number of pipeline registers for your so that from every input to output path there must be exactly the same number of pipeline registers for your so that from every input to output and two registers for your so that from every input to output and two registers on the and the first figure out how we obtained number of registers during pipeline implementation If you can provide must throughput we can achieve with 5 registers is 1/5: place 3 (!) registers on the output and two registers on the and 2.3 Pipelining	uts so when 4 in the final ou 5 for your 2 clution to be v 2 e correct :/ Pl 2 ne with a mor 10 rcs leading to 5

© All Rights Reserved



edX

About

Affiliates

edX for Business

Open edX

Careers

<u>News</u>

Legal

Terms of Service & Honor Code

Privacy Policy

Accessibility Policy

<u>Trademark Policy</u>

<u>Sitemap</u>

Connect

<u>Blog</u>

Contact Us

Help Center

Media Kit

Donate















© 2021 edX Inc. All rights reserved.

深圳市恒宇博科技有限公司 <u>粤ICP备17044299号-2</u>