

<u>Help</u>

selfpoised ~

<u>Course</u> <u>Progress</u> <u>Dates</u> <u>Discussion</u>



G

✓ Previous

WE13.1

□ Bookmark this page

**⊞** Calculator

Video explanation of solution is provided below the problem.

For all Beta related questions, you should make use of the <u>Beta documentation</u>, the <u>Beta Instruction Summary</u>, and the <u>Beta Diagram</u>.

#### A Better Beta

48 points possible (ungraded)

Marketing has decided that the next model Beta needs several additional instructions, and has called you in as a consultant to decide, in each case, whether

- **Macro**: the instruction can be implemented simply as a macro, whose body contains a single existing Beta instruction that performs the indicated operation
- CTL: he instruction can be implemented using the existing data paths, a new opcode and appropriate control signal generation to the Beta's control ROM
- Hardware: the instruction cannot be implemented without changes to the Beta's data paths.

For each of the following proposed new instructions, you are to determine whether it can be translated (using a macro) to a single existing instruction, and, if so, to write the equivalent assembly language instruction, **otherwise** write NONE for the assembly instruction. If it can't be translated to an existing instruction, you must determine whether it can be implemented as a new opcode using existing Beta data paths (including your ALU from the lab), and, if so, to specify appropriate control signals for that opcode. If the implementation strategy is either Macro or Hardware, select NONE for each control signal value.

1. An instruction that swaps the contents of two registers, in a single clock cycle:

| <pre>SWAPR(Rx, Ry) // Swap register contents   TMP ← Reg[Rx]   Reg[Rx] ← Reg[Ry]   Reg[Ry] ← TMP   PC ← PC + 4</pre>                    |
|---|
| Best implementation strategy  |
| Macro   |
| O CTL   |
| ○ Hardware  |
|   |
| If best implementation is Macro, enter the equivalent instruction, otherwise enter NONE. Do not include any white space in your answer. |

If best implementation is CTL, select the appropriate value for each control signal, otherwise select NONE for each control signal.

| Instr | ALUFN               | WERF                      | BSEL                      | WDSEL               | MOE                 | I |
|-------|---------------------|---------------------------|---------------------------|---------------------|---------------------|---|
|       | Select an option 🗸  | Select an option <b>→</b> | Select an option <b>→</b> | Select an option 🗸  | Select an option 🗸  |   |
| SWAPR | <b>Answer:</b> NONF | <b>Answer:</b> NONF       | <b>Answer:</b> NONF       | <b>Answer:</b> NONF | <b>Answer:</b> NONF |   |

#### **Explanation**

There is no way to write to two different registers within a single clock cycle using the Beta's current hardware.

2. An instruction that negates the two's-complement integer in Rx:

**Answer: NONE** 

3.

| est i                                      | mplementation stra  | tegy  |  |   |                                  |                 |
|--|---|---|--|---|----------------------------------|-----------------|
| $\bigcirc$                                 | Macro <b>✓</b>  |   |  |   |                                  |                 |
| $\bigcirc$                                 | CTL   |   |  |   |                                  |                 |
| $\bigcap$                                  | Hardware  |   |  |   |                                  |                 |
|  | Tidi di Valio   |   |  |   |                                  |                 |
|  |   |   |  |   |                                  |                 |
|  | -   | Macro, enter the equ  | ivalent instruction, o                       | otherwise enter NON                         | NE. Do not include               |                 |
| y w  | hite space in your a  |   | 4)   |   |                                  |                 |
|  | Ai  | nswer: SUB(R31,Rx,Ry  | /)   |   |                                  |                 |
|  |   |   |  |   |                                  |                 |
|  | t implementation is<br>for each control sig   | CTL, select the appro   | opriate value for eac                        | h control signal, oth                       | erwise select                    |                 |
|  |   |   |  |   |                                  |                 |
| str  | ALUFN Select an option >  | <b>WERF</b> Select an option ✓  | Select an option >                           | WDSEL Select an option ✓                    | MOE<br>Select an option ✓        | <b>MV</b><br>Se |
| _  |   |   |  |   |                                  |                 |
| ola<br>e N<br>PC-                          | Answer: NONE  nation IEG operation can be relative Store instruc  | Answer: NONE e implemented as a materion:                                     | <b>Answer:</b> NONE<br>acro that subtracts R | <b>Answer:</b> NONE<br>x from R31 and store | Answer: NONE                     | ,               |
| plane N                                    | Answer: NONE  nation IEG operation can be   | e implemented as a ma   |  |   |                                  | ,               |
| pla<br>e N<br>PC-<br>TR(<br>EA<br>Me<br>PC | Answer: NONE  nation IEG operation can be relative Store instruction  (Rx, C) A  PC+4+4*SEXT(C)  em[EA]  Reg[Rx]  | e implemented as a ma   |  |   |                                  | ,               |
| pla<br>e N<br>PC-<br>TR(<br>EA<br>Me<br>PC | Answer: NONE  nation IEG operation can be relative Store instruction  (Rx, C) A ← PC+4+4*SEXT(C) em[EA] ← Reg[Rx] C ← PC + 4  | e implemented as a ma   |  |   |                                  | ,               |
| pla<br>e N<br>PC-<br>TR(<br>EA<br>Me<br>PC | Answer: NONE  nation IEG operation can be relative Store instruction  (Rx, C) A ← PC+4+4*SEXT(C)  em[EA] ← Reg[Rx] C ← PC + 4   | e implemented as a ma   |  |   |                                  |                 |
| pla<br>e N<br>PC-<br>TR(<br>EA<br>Me<br>PC | Answer: NONE  nation IEG operation can be relative Store instruction  (Rx, C) A ← PC+4+4*SEXT(C) em[EA] ← Reg[Rx] C ← PC + 4  implementation stra  Macro  CTL ✓   | e implemented as a ma   |  |   |                                  |                 |
| pla<br>e N<br>PC-<br>TR(<br>EA<br>Me<br>PC | Answer: NONE  nation IEG operation can be relative Store instruction  (Rx, C) A ← PC+4+4*SEXT(C) em[EA] ← Reg[Rx] C ← PC + 4  implementation stra  Macro  | e implemented as a ma   |  |   |                                  |                 |
| pla<br>e N<br>PC-<br>TR(<br>EA<br>Me<br>PC | Answer: NONE  nation IEG operation can be relative Store instruction  (Rx, C) A ← PC+4+4*SEXT(C) em[EA] ← Reg[Rx] C ← PC + 4  implementation stra  Macro  CTL ✓   | e implemented as a ma   |  |   |                                  |                 |
| plaide NOC- TR(EAME PC                     | Answer: NONE  nation IEG operation can be relative Store instruction  (Rx, C) A C PC+4+4*SEXT(C)  em[EA] C Reg[Rx] C PC + 4  implementation stra  Macro  CTL  Hardware  | tegy  | acro that subtracts R                        | x from R31 and store                        | es the results in Ry.            |                 |
| plane N PC- TR( EAM PC St i                | Answer: NONE  nation IEG operation can be relative Store instruction  (Rx, C) A C PC+4+4*SEXT(C)  em[EA] C Reg[Rx] C PC + 4  implementation stra  Macro  CTL  Hardware  | tegy  Macro, enter the equ  | acro that subtracts R                        | x from R31 and store                        | es the results in Ry.            |                 |
| plane N PC- TR( EAM PC St i                | Answer: NONE  nation IEG operation can be relative Store instruction  (Rx, C) A C PC+4+4*SEXT(C) Em[EA] C Reg[Rx] C PC + 4  Implementation stra  Macro  CTL  Hardware  It implementation is white space in your a   | tegy  Macro, enter the equ  | acro that subtracts R                        | x from R31 and store                        | es the results in Ry.            |                 |
| plane N PC- TR( EA Me PC                   | Answer: NONE  nation IEG operation can be relative Store instruction  (Rx, C) A C PC+4+4*SEXT(C) Em[EA] C Reg[Rx] C PC + 4  Implementation stra  Macro  CTL  Hardware  It implementation is white space in your a   | tegy  Macro, enter the equinswer.   | acro that subtracts R                        | x from R31 and store                        | es the results in Ry.            |                 |
| plane NOC- TR( EAME PC  st i               | Answer: NONE  nation IEG operation can be relative Store instruction  (Rx, C) | tegy  Macro, enter the equinswer.  nswer: NONE  CTL, select the approximation | acro that subtracts R                        | x from R31 and store                        | es the results in Ry.            |                 |
| plane N PC- TR( EA Me PC  st i             | Answer: NONE  nation IEG operation can be relative Store instruction  (Rx, C) A C PC+4+4*SEXT(C) Em[EA] C Reg[Rx] C PC + 4  Implementation stra  Macro  CTL  Hardware  t implementation is white space in your a Are timplementation is   | tegy  Macro, enter the equinswer.  nswer: NONE  CTL, select the approximation | acro that subtracts R                        | x from R31 and store                        | es the results in Ry.            | MW              |
| PC- STR( EA Me PC  est i                   | Answer: NONE  nation IEG operation can be relative Store instruction  (Rx, C) | tegy  Macro, enter the equal name: NONE  CTL, select the approprial.          | acro that subtracts R                        | x from R31 and store otherwise enter NON    | NE. Do not include erwise select | <b>MV</b><br>Se |

There is no existing instruction that performs a PC-relative Store in one cycle. However, the datapaths for computing the desired EA = PC+4+4\*SEXT(C) are available. You just need to set ASEL = 1 and ALUFN = A. The remaining control signals are set up to perform a ST operation, so WERF = 0, RA2SEL = 1, MOE = 0, and MWR = 1. BSEL, WDSEL, and WASEL are all don't cares.

4. An instruction that computes  $\overline{X} \cdot Y$ , for X in Rx and Y in Ry.

| BITCLR(Rx, Ry, Rz)                                      | // clear s   | selected bits                 |   |
|---|--------------|-------------------------------|---|
| Reg[Rz] $\leftarrow$ ~Reg[Rx]<br>PC $\leftarrow$ PC + 4 | & Reg[Ry] // | (AND Ry with complement of Rx | ) |

### **Best implementation strategy**

| Macro    |  |  |  |
|----------|--|--|--|
| ○ CTL ✔  |  |  |  |
| Hardware |  |  |  |

If best implementation is Macro, enter the equivalent instruction, otherwise enter NONE. Do not include any white space in your answer.

**Answer:** NONE

If best implementation is CTL, select the appropriate value for each control signal, otherwise select NONE for each control signal.

| Instr         | ALUFN                 | WERF               | BSEL               | WDSEL              | MOE                | 1 |
|---------------|-----------------------|--------------------|--------------------|--------------------|--------------------|---|
|               | Select an option 🗸    | Select an option 🕶 | Select an option 🗸 | Select an option 🗸 | Select an option 🗸 |   |
| <b>BITCLR</b> | <b>Answer:</b> 100100 | Answer: 1          | Answer: 0          | Answer: 1          | Answer: -          |   |

#### **Explanation**

Set up the boolean operators so that they execute a  $\overline{X} \cdot Y$  function. This is done by setting the two most significant bits of ALUFN to 10 to specify that its a boolean operation, and then setting the remaining four bits so that the desired boolean operation whose truth table is:

#### YX

0 0 0

0 1 0

1 0 1

1 1 0


This can be implemented by modifying the CTL ROM to create a new boolean operation with this truth table.

Since the encoding of the bottom 4 bits of ALUFN is abcd where *a* corresponds to both inputs being 1 and *d* corresponds to both inputs being 0, then setting abcd to 0100 results in the desired function being implemented. So the 6 bit ALUFN is 100100. The remaining control signals follow the pattern of all other basic ALU operations (e.g., AND).

Submit

• Answers are displayed within the problem

■ Calculator



© All Rights Reserved







**Affiliates** 

edX for Business

<u>Open edX</u>

Careers

**News** 

# Legal

Terms of Service & Honor Code

Privacy Policy

**Accessibility Policy** 

<u>Trademark Policy</u>

<u>Sitemap</u>

## **Connect**

<u>Blog</u>

**Contact Us** 

Help Center

Media Kit

**Donate** 















© 2021 edX Inc. All rights reserved.

深圳市恒宇博科技有限公司 <u>粤ICP备17044299号-2</u>