



[Course](#)

[Progress](#)

[Dates](#)

[Discussion](#)

[🏠 Course](#) / [15. Pipelining the Beta](#) / [Tutorial Problems](#)



[< Previous](#)



[Next >](#)

# Pipelined Beta: 1

[🔖 Bookmark this page](#)

For all Beta related questions, you should make use of the [Beta documentation](#), the [Beta Instruction Summary](#), the [Unpipelined Beta Diagram](#) and the [Pipelined Beta Diagram](#).

Pipelined Beta: 1

0.0/1.0 point (ungraded)  
Assume a 5-stage Beta with full bypass paths, as presented in lecture. Remember that, in the pipelined Beta, the data read by loads becomes available in the writeback stage. Fill in the pipelining diagram below using the command names (e.g., LD, ST) that live in each stage. If no operation happens in a particular slot, enter the word EMPTY. In steady state, how many cycles does this code consume in the pipelined Beta?

LD(R0,0,R2)  
LD(R1,0,R3)  
ST(R2,0,R1)  
ST(R3,0,R0)

	0	1	2	3
IF				
RF				
EXE				
MEM				
WB				

If this code was executed repeatedly, how many cycles would it take in steady state?

Number of Cycles in Steady State:


Suppose a new instruction SWAP, SWAP(Ra, literal, Rc), was added to the Beta. SWAP swaps a register value and a memory location.. The behavior of this instruction is as follows:

tmp <-- Mem[Reg[Ra] + SEXT(literal)]  
Mem[Reg[Ra] + SEXT(literal)] <-- Reg[Rc]  
Reg[Rc] <-- tmp

Using this new instruction, the code sequence above can be rewritten as:

LD(R0,0,R2)  
SWAP(R1,0,R2)  
ST(R2,0,R0)

Assume that the SWAP instruction is implementable in the fully bypassed 5-stage Beta, and also returns data in the writeback stage. Fill in the pipelined timing diagram as above. Remember that SWAP(Ra,literal,Rc) reads and writes Rc (in the register file and writeback stages, respectively).

 Calculator

	0	1	2	3
IF				
RF				
EXE				
MEM				
WB				

If this code was executed repeatedly, how many cycles would it take in steady state?

Number of Cycles in Steady State:

Submit

## Discussion

Hide Discussion

Topic: 15. Pipelining the Beta / Pipelined Beta: 1

Add a Post

Show all posts ▾		by recent activity ▾
<input checked="" type="checkbox"/>	<a href="#">Pipelined Beta 1 - LD,LD,ST,ST loop</a> The number of cycles at steady state is given in the answer as 5 due to the required stall. But if you executed the code repeatedly, a...	5 ▾
<input checked="" type="checkbox"/>	<a href="#">[STAFF] not sure about how to read question...</a> Hi Silvina, I'm not sure how to read "executed repeatedly" and "in steady state". In the first part, there's 2 LD and 2 ST instructions. If...	2 ▾

< Previous

Next >



[About](#)  
[Affiliates](#)  
[edX for Business](#)  
[Open edX](#)  
[Careers](#)  
[News](#)

---

# Legal

[Terms of Service & Honor Code](#)  
[Privacy Policy](#)  
[Accessibility Policy](#)  
[Trademark Policy](#)  
[Sitemap](#)

---

# Connect

[Blog](#)  
[Contact Us](#)  
[Help Center](#)  
[Media Kit](#)  
[Donate](#)



© 2021 edX Inc. All rights reserved.  
深圳市恒宇博科技有限公司 [粤ICP备17044299号-2](#)