


LE5.3

🔖 Bookmark this page

LE5.3.1 Sequential Logic Timing

3/3 points (ungraded)

You are given the sequential circuit and component specs shown below.



Inverter	
t_{pd}	1.7ns
t_{cd}	0.2ns

NOR-2	
t_{pd}	1.9ns
t_{cd}	0.3ns

Register	
t_{pd}	3.5ns
t_{cd}	0.5ns
t_s	1.6ns
t_h	0.4ns

Minimum clock period (ns): ✓

Setup time for RESET relative to CLK rising edge (ns): ✓

Hold time for RESET relative to CLK rising edge (ns): ✓

Submit

Discussion

Hide Discussion

Topic: 5. Sequential Logic / LE5.3

Add a Post

Show all posts ▾

by recent activity ▾

🗨 Floating point issues

5

✓ t_{H,INPUT}

I still don't understand why $t_{H,INPUT} = t_{H,R} - t_{CD,L}$.

3

< Previous

Next >

 Calculator



edX

- [About](#)
- [Affiliates](#)
- [edX for Business](#)
- [Open edX](#)
- [Careers](#)
- [News](#)

Legal

- [Terms of Service & Honor Code](#)
- [Privacy Policy](#)
- [Accessibility Policy](#)
- [Trademark Policy](#)
- [Sitemap](#)

Connect

- [Blog](#)
- [Contact Us](#)
- [Help Center](#)
- [Media Kit](#)
- [Donate](#)



© 2021 edX Inc. All rights reserved.
深圳市恒宇博科技有限公司 [粤ICP备17044299号-2](#)