

[Course](#)

[Progress](#)

[Dates](#)

[Discussion](#)

[🏠 Course](#) / [14. Caches and the Memory Hierarchy](#) / [Lecture Videos \(65:39\)](#)



< Previous

 ✓

 ✓

 ✓

 ✓

 ✓

 ✓

 ✓

 ✓

 ✓

 ✓


 ✓

 ✓

 ✓

Next >

LE14.1

 Bookmark this page

LE14.1.1 Average Memory Access Time

1.0/1.0 point (ungraded)
A particular cache design responds in 1 cycle on a cache hit, but takes an *additional* 20 clock cycles if there's a cache miss. If we want an average memory access time of 2 cycles or better, what is the minimal acceptable cache hit ratio?

minimum acceptable cache hit ratio:

© All Rights Reserved

0.95

✓

Submit

[About](#)

[Affiliates](#)

[edX for Business](#)

[Open edX](#)

[Careers](#)

[News](#)

LE14.1.2 Multi-level cache AMAT

1.0/1.0 point (ungraded)
A hierarchical memory system consists of a two-level SRAM cache and a large DRAM main memory. The system first checks the L1 cache. If the access to L1 is a cache miss, the system then checks the L2 cache. If the access to L2 is a cache miss, an access is made to main memory.

For L1: the cache hit time is 1 ns, the hit ratio is 95%

For L2: the cache hit time is 4 ns, the hit ratio is 98%

For main memory: the access time is 40ns

What is the average memory access time in ns?

1.24

✓

Connect

[Blog](#)

[Contact Us](#)

[Help Center](#)

[Media Kit](#)

[Donate](#)

Submit

Discussion

Hide Discussion

Topic: 14. Caches and the Memory Hierarchy / LE14.1



Add a Post

Show all posts

by recent activity

formula for AMAT

Hi, The formula for AMAT in the slides is **AMAT = HitTime + MissRatio × MissPenalty**. But in question 1 the formula used seems to...

5

LE14.1.1 Average Memory Access Time ,Need More explanation ,kindly help

3

© 2021 edX Inc. All rights reserved.

深圳市恒宇博科技有限公司 [粤ICP备17044299号-2](#)

< Previous

Next >

Calculator