



< Previous



Next >


Tutorial : FSM

 Bookmark this page

Sequential Logic Timing of FSM

4 points possible (ungraded)

MaxOut is a Cambridge startup whose products are binary comparators which determine the largest of several unsigned binary integers. A building block common to all MaxOut products is the combinational CBit module depicted below.



Each CBit module takes corresponding bits of two unsigned binary numbers, A and B, along with two C_{in} bits from higher-order CBit modules. Its output bit, R, is the appropriate bit of the larger among A and B, as determined from these inputs; it passes two C_{out} bits to lower-order CBit modules.

The propagation delay of each CBit module is 7ns. The two C_{out} bits indicate, respectively, if $A > B$ or $B > A$ in the bits considered thus far.


MaxOut’s latest product is the MAXFSM. The MAXFSM is to be a clocked finite state machine that takes two N-bit binary numbers, $A_{N-1:0}$ and $B_{N-1:0}$ in bit-serial form, most significant bit first, and outputs the larger of these numbers as $R_{N-1:0}$ also in bit-serial form, but delayed by one clock cycle. The MAXFSM is a Moore machine; recall that this means its output is strictly a function of its current state (like those FSMs shown in lecture).



Before each active clock edge, the i^{th} bit of the A and B inputs are applied; during the **next** clock cycle, the i^{th} bit of the larger of the two input numbers appears at the R output. Note that the serial output bits are delayed with respect to the input bits by one clock cycle in order to allow each i^{th} output bit to be influenced by the i^{th} input bits.

(A) What is the minimum number of states necessary to implement a Moore machine obeying the above specifications?


Ignoring your answer, MaxOut decides to build the MAXFSM using a CBit module and several flipflops, as shown in the diagram below:



The registers have the following specifications:

t_{pd}	3ns
t_{cd}	1ns
t_s	2ns
t_h	1ns

Recall that the CBit has a 7ns propagation delay; assume that its contamination delay is 0ns.

 Calculator

(B) What is the shortest clock period, in ns, for which this circuit will operate reliably?

Clock period (ns) ≥

(C) What setup and hold time requirements should be specified for this FSM?

FSM Setup Time (ns):

FSM Hold Time (ns):

Submit

FSM


1/1 point (ungraded)
A "Froboz" is a clocked device built out of 3 interconnected components, each of which is known to be a 6-state FSM. What numeric upper bound, if any, can you put on the number of states of a Froboz?

✓


Submit

FSM

10/10 points (ungraded)
The NSA has an urgent need for a simple clocked FSM that monitors a sequence of binary data bits, appearing one bit per clock cycle, and signals a HIT whenever the last three data bits have been the same: in other words, whenever the sequence 000 or 111 appears in the input data. The circuit symbol for NSA's desired FSM is shown to the right: the D input senses one bit per clock cycle, and the HIT output must be 1 whenever three consecutive bits have had the same value. Of course, the timing of D input changes must obey the module's setup and hold time specifications. NSA's Chief Engineer, Philip Philop (a name you might recognize from his college celebrity as Captain of Harvard's Curling team) has proposed the following



circuit:



A) How many states does Philip's FSM have? ✓

Philip arranged to pre-determine the states of the three flip flops in the circuit on power-up, and had them all start in the 0 state. Unfortunately, this made the output logic (which correctly determines if all three flip flops are in the same state) report a HIT when no data had been entered. Philip, defending his circuit, said "Oh, I just picked the wrong starting state".

B) Is there ANY initial state for which Philip's design will work properly? If so, give the 3-bit initial state; otherwise, write NONE.

✓

While emptying the trash, a sharp-eyed NSA janitor notices a partially-completed table showing state transitions for a 7-state FSM, apparently discarded by a recent MIT intern who was hired after acing 6.004 and worked on this project. The table is shown below. On seeing the table, Philip shouts "EUREKA" and immediately orders his FSM to be replaced by the newly-discovered version.

Unfortunately, he needs your help...

C) Fill in the missing entries to the state transition table.

Current State	Input (D)	Next State	HIT
Sx	0	S0	0
Sx	1	S1	0
S0	0	S00	0
S0	1	<div>S1</div> ✓	0
S00	0	S000	0
S00	1	<div>S1</div> ✓	0
S000	0	<div>S000</div> ✓	<div>1</div> ✓
S000	1	S1	<div>1</div> ✓
S1	0	S0	0
S1	1	S11	0
S11	0	S0	<div>0</div> ✓
S11	1	S111	<div>0</div> ✓
S111	0	S0	1
S111	1	<div>S111</div> ✓	1

Submit

Discussion

Hide Discussion

Topic: 6. Finite State Machines / Tutorial : FSM

Add a Post

Show all posts

by recent activity

?

Sequential Logic Timing of FSM part A

The answer given for minimum number of states is 6 but I have a possible method to implement it in 3 states. Please tell me if it is co...

3

✓

[[STAFF]] 2nd Question here & LE6.2.1 !!

[[STAFF]] Please I want to know the difference between the second question here and question (C) in LE6.2.1 !! They both asked for...

3

< Previous

Next >



edX

- [About](#)
- [Affiliates](#)
- [edX for Business](#)
- [Open edX](#)
- [Careers](#)
- [News](#)

Legal

- [Terms of Service & Honor Code](#)
- [Privacy Policy](#)
- [Accessibility Policy](#)
- [Trademark Policy](#)
- [Sitemap](#)

Connect

- [Blog](#)
- [Contact Us](#)
- [Help Center](#)
- [Media Kit](#)
- [Donate](#)



© 2021 edX Inc. All rights reserved.
深圳市恒宇博科技有限公司 [粤ICP备17044299号-2](#)