



< Previous



Next >

# WE13.1

🔖 Bookmark this page

Video explanation of solution is provided below the problem.

For all Beta related questions, you should make use of the [Beta documentation](#), the [Beta Instruction Summary](#), and the [Beta Diagram](#).

### A Better Beta

48 points possible (ungraded)

Marketing has decided that the next model Beta needs several additional instructions, and has called you in as a consultant to decide, in each case, whether

- **Macro:** the instruction can be implemented simply as a macro, whose body contains a single existing Beta instruction that performs the indicated operation
- **CTL:** he instruction can be implemented using the existing data paths, a new opcode and appropriate control signal generation to the Beta’s control ROM
- **Hardware:** the instruction cannot be implemented without changes to the Beta’s data paths.

For each of the following proposed new instructions, you are to determine whether it can be translated (using a macro) to a single existing instruction, and, if so, to write the equivalent assembly language instruction, **otherwise write NONE for the assembly instruction**. If it can’t be translated to an existing instruction, you must determine whether it can be implemented as a new opcode using existing Beta data paths (including your ALU from the lab), and, if so, to specify appropriate control signals for that opcode. **If the implementation strategy is either Macro or Hardware, select NONE for each control signal value.**

1. An instruction that swaps the contents of two registers, in a single clock cycle:

```
SWAPR(Rx, Ry)    // Swap register contents
    TMP ← Reg[Rx]
    Reg[Rx] ← Reg[Ry]
    Reg[Ry] ← TMP
    PC ← PC + 4
```

Best implementation strategy

☐ Macro

☐ CTL

☒ Hardware ✓

If best implementation is Macro, enter the equivalent instruction, otherwise enter NONE. Do not include any white space in your answer.

Answer: NONE

If best implementation is CTL, select the appropriate value for each control signal, otherwise select NONE for each control signal.

Instr	ALUFN	WERF	BSEL	WDSEL	MOE
	<div>Select an option</div>	<div>Select an option</div>	<div>Select an option</div>	<div>Select an option</div>	<div>Select an option</div>
SWAPR	Answer: NONE	Answer: NONE	Answer: NONE	Answer: NONE	Answer: NONE

Explanation

There is no way to write to two different registers within a single clock cycle using the Beta's current hardware.

2. An instruction that negates the two’s-complement integer in Rx:

Calculator

```
NEG(Rx, Ry)    // two's complement negate
  Reg[Ry] ← - Reg[Rx]
  PC ← PC + 4
```

Best implementation strategy

☒ Macro ✓

☐ CTL

☐ Hardware

If best implementation is Macro, enter the equivalent instruction, otherwise enter NONE. Do not include any white space in your answer.

Answer: SUB(R31,Rx,Ry)

If best implementation is CTL, select the appropriate value for each control signal, otherwise select NONE for each control signal.

Instr	ALUFN	WERF	BSEL	WDSEL	MOE	MV
	Select an option ▼	Select an option ▼	Select an option ▼	Select an option ▼	Select an option ▼	Se
NEG	Answer: NONE	Answer: NONE	Answer: NONE	Answer: NONE	Answer: NONE	/

**Explanation**  
The NEG operation can be implemented as a macro that subtracts Rx from R31 and stores the results in Ry.

3. A PC-relative Store instruction:

```
STR(Rx, C )
  EA ← PC+4+4*SEXT(C)
  Mem[EA] ← Reg[Rx]
  PC ← PC + 4
```

Best implementation strategy

☐ Macro

☒ CTL ✓

☐ Hardware


If best implementation is Macro, enter the equivalent instruction, otherwise enter NONE. Do not include any white space in your answer.

Answer: NONE

If best implementation is CTL, select the appropriate value for each control signal, otherwise select NONE for each control signal.

Instr	ALUFN	WERF	BSEL	WDSEL	MOE	MV
	Select an option ▼	Select an option ▼	Select an option ▼	Select an option ▼	Select an option ▼	Se
STR	Answer: A	Answer: 0	Answer: -	Answer: -	Answer: 0	/

Explanation

 Calculator

There is no existing instruction that performs a PC-relative Store in one cycle. However, the datapaths for computing the desired  $EA = PC + 4 + 4 \cdot SEXT(C)$  are available. You just need to set  $ASEL = 1$  and  $ALUFN = A$ . The remaining control signals are set up to perform a ST operation, so  $WERF = 0$ ,  $RA2SEL = 1$ ,  $MOE = 0$ , and  $MWR = 1$ .  $BSEL$ ,  $WDSEL$ , and  $WASEL$  are all don't cares.

4. An instruction that computes  $\overline{X} \cdot Y$ , for X in Rx and Y in Ry.

```
BITCLR(Rx, Ry, Rz)           // clear selected bits

Reg[Rz] ← ~Reg[Rx] & Reg[Ry]  // (AND Ry with complement of Rx)
PC ← PC + 4
```

Best implementation strategy

☐ Macro

☒ CTL ✓

☐ Hardware

If best implementation is Macro, enter the equivalent instruction, otherwise enter NONE. Do not include any white space in your answer.

Answer: NONE

If best implementation is CTL, select the appropriate value for each control signal, otherwise select NONE for each control signal.

Instr	ALUFN Select an option ▼	WERF Select an option ▼	BSEL Select an option ▼	WDSEL Select an option ▼	MOE Select an option ▼	!
BITCLR	Answer: 100100	Answer: 1	Answer: 0	Answer: 1	Answer: -	

Explanation

Set up the boolean operators so that they execute a  $\overline{X} \cdot Y$  function. This is done by setting the two most significant bits of ALUFN to 10 to specify that its a boolean operation, and then setting the remaining four bits so that the desired boolean operation whose truth table is:

Y	X	
0	0	0
0	1	0
1	0	1
1	1	0


This can be implemented by modifying the CTL ROM to create a new boolean operation with this truth table.

Since the encoding of the bottom 4 bits of ALUFN is abcd where *a* corresponds to both inputs being 1 and *d* corresponds to both inputs being 0, then setting abcd to 0100 results in the desired function being implemented. So the 6 bit ALUFN is 100100. The remaining control signals follow the pattern of all other basic ALU operations (e.g., AND).

Submit

Answers are displayed within the problem

# STR datapath



(Caption will be displayed when you start playing the video.)

▶ 0:00 / 0:00

▶ 1.0x

🔊

🔍

📄

🗨️

**Video**  
[Download video file](#)

**Transcripts**  
[Download SubRip \(.srt\) file](#)  
[Download Text \(.txt\) file](#)

## Discussion

**Topic:** 13. Building the Beta / WE13.1

Hide Discussion

Add a Post

Show all posts	▼	by recent activity	▼
✓	<a href="#">[STAFF]MOE value in part C</a>	5	▼
Hi Staff, everyone, I have a question relative to value of input MOE in part C, cause WERF = 0, WDSEL = -, so I think the value of MOE...			
✓	<a href="#">NEG instruction alternative</a>	2	▼
Could the NEG instruction be implemented as a macro like this? $NEG(Rx,Ry) = MULC(Rx,-1,Ry)$ . So that $Ry = -1 * Rx$ Thanks!			

< Previous

Next >



- [Affiliates](#)
- [edX for Business](#)
- [Open edX](#)
- [Careers](#)
- [News](#)

## Legal

- [Terms of Service & Honor Code](#)
- [Privacy Policy](#)
- [Accessibility Policy](#)
- [Trademark Policy](#)
- [Sitemap](#)

## Connect

- [Blog](#)
- [Contact Us](#)
- [Help Center](#)
- [Media Kit](#)
- [Donate](#)



© 2021 edX Inc. All rights reserved.  
深圳市恒宇博科技有限公司 [粤ICP备17044299号-2](#)