

<u>Help</u>

selfpoised >

<u>Course</u> <u>Progress</u> <u>Dates</u> <u>Discussion</u>

★ Course / 15. Pipelining the Beta / Lecture Videos (50:06)



✓ Previous
■ ■ ■ ② ■ ② ■ Next >

LE15.3

 \square Bookmark this page

■ Calculator

For all Beta related questions, you should make use of the <u>Beta documentation</u>, the <u>Beta Instruction Summary</u>, the <u>Unpipelined Beta Diagram</u> and the <u>Pipelined Beta Diagram</u>.

LE15.3.1: Exceptions

0.0/1.0 point (ungraded)

An ambitious 6.004x student has enhanced the 5-stage pipelined Beta to trigger an exception in the ALU stage when there's an attempt to divide by zero, i.e., when the B operand of the ALU is zero and the opcode of the instruction in the ALU stage is DIV or DIVC.

For each of the following control signals, indicate its value during the clock cycle when the divide-by-zero exception occurs.

1. IRSrc^{IF}

Select an option ✓

2. IRSrc^{RF}

Select an option ✓

3. IRSrc^{ALU}

Select an option ✓

4. IRSrc^{MEM}

Select an option ✓

Submit

LE15.3.2: Bypassing, stalls, annulment

0.0/1.0 point (ungraded)

The loop below has been executing for a while on our standard 5-stage pipelined Beta with full bypassing and speculation on branches (i.e., instruction in IF stage is annulled when there's a taken branch in the RF stage). The pipeline diagram below shows the opcode of the instruction in each pipeline stage during 9 consecutive cycles of execution.

```
LOOP: LD(R0, 0, R2)
SHLC(R1, 1, R1)
ADD(R1, R2, R1)
ADDC(R0, 4, R0)
CMPEQC(R0, aend, R2)
BNE(R2, LOOP)
ST(R1, hash, R31)
...
```

| Cycle # | 200 | 201 | 202 | 203 | 204 | 205 | 206 | 207 | 208 |
|---------|--------|--------|------|------|------|--------|--------|--------|--------|
| IF | LD | SHLC | ADD | ADDC | ADDC | CMPEQC | BNE | ST | LD |
| RF | NOP | LD | SHLC | ADD | ADD | ADDC | CMPEQC | BNE | NOP |
| ALU | BNE | NOP | LD | SHLC | NOP | ADD | ADDC | CMPEQC | BNE |
| MEM | CMPEQC | BNE | NOP | LD | SHLC | NOP | ADD | ADDC | CMPEQC |
| WB | ADDC | CMPEQC | BNE | NOP | LD | SHLC | NOP | ADD | ADDC |

^{1.} For each cycle, specify whether or not a bypass path was used to get the data from a later pipeline s' to the RF stage. If multiple bypass paths are used in a particular cycle, then select all that apply.

| Cycle 200: | |
|-----------------------|-------------|
| No bypass paths used | |
| Bypass from ALU to RF | |
| Bypass from MEM to RF | |
| Bypass from WB to RF | |
| | |
| Cycle 201: | |
| No bypass paths used | |
| Bypass from ALU to RF | |
| Bypass from MEM to RF | |
| Bypass from WB to RF | |
| | |
| Cycle 202: | |
| No bypass paths used | |
| Bypass from ALU to RF | |
| Bypass from MEM to RF | |
| Bypass from WB to RF | |
| | |
| Cycle 203: | |
| No bypass paths used | |
| Bypass from ALU to RF | |
| Bypass from MEM to RF | |
| Bypass from WB to RF | |
| | |
| Cycle 204: | |
| No bypass paths used | |
| Bypass from ALU to RF | |
| Bypass from MEM to RF | |
| Bypass from WB to RF | ■ Calculato |

| Cycle 205: | | | | | | |
|--|-------------|--|--|--|--|--|
| No bypass paths used | | | | | | |
| Bypass from ALU to RF | | | | | | |
| Bypass from MEM to RF | | | | | | |
| Bypass from WB to RF | | | | | | |
| Cycle 206: | | | | | | |
| No bypass paths used | | | | | | |
| Bypass from ALU to RF | | | | | | |
| Bypass from MEM to RF | | | | | | |
| Bypass from WB to RF | | | | | | |
| Cycle 207: No bypass paths used | | | | | | |
| Bypass from ALU to RF | | | | | | |
| Bypass from MEM to RF | | | | | | |
| Bypass from WB to RF | | | | | | |
| Cycle 208: | | | | | | |
| No bypass paths used | | | | | | |
| Bypass from ALU to RF | | | | | | |
| Bypass from MEM to RF | | | | | | |
| Bypass from WB to RF | | | | | | |
| For the following questions think carefully about when a signal would be asserted in order to produce the effect you see in the pipeline diagram. Select all the cycles that apply, or select NONE if it never occurs. | | | | | | |
| During which cycle(s), if any, would the IRSrc ^{IF} signal be 1? | | | | | | |
| 200 | | | | | | |
| 201 | ☐ Calculate | | | | | |

Discussion

Topic: 15. Pipelining the Beta / LE15.3

There are no posts in this topic yet.

Previous

Next >

© All Rights Reserved



edX

About

Affiliates

edX for Business

Open edX

Careers

<u>News</u>

Legal

Terms of Service & Honor Code

Privacy Policy

Accessibility Policy

<u>Trademark Policy</u>

<u>Sitemap</u>

Connect

<u>Blog</u>

Contact Us

Help Center

Media Kit

Donate















© 2021 edX Inc. All rights reserved.

深圳市恒宇博科技有限公司 <u>粤ICP备17044299号-2</u>