LE3.6

Bookmark this page

LE3.6.1: Leniency

1/1 point (ungraded)

The following diagram shows a schematic for the pulldown circuitry for a particular CMOS logic gate.



Assuming the pullup circuitry is designed correctly, is the CMOS gate above lenient?

- (•) Yes
- ( ) No
- ( ) Not enough information to tell

Submit

Discussion

Topic: 3. CMOS / LE3.6

Hide Discussion

Add a Post

Show all posts by recent activity

? Where is the output located? 3
I have come across a few diagrams like this one which has only inputs and GROUND displayed without the output point. And I find thi...

lenient 5
I know the definition of the lenient, but I still not understand why "a glitch-free output using a minimal number of required inputs" is l...

Calculator