

<u>Help</u>

selfpoised ~

<u>Course Progress</u> <u>Dates</u> <u>Course Notes</u> <u>Discussion</u>

★ Course / 5. Sequential Logic / Lecture Videos (37:09)



✓ Previous
Image: A contract of the contract of the

**LE5.2** 

 $\square$  Bookmark this page

**■** Calculator


## LE5.2.1 D-register Timing

5/5 points (ungraded)

Discussion

**Topic:** 5. Sequential Logic / LE5.2


A D-register is constructed from two D-latches according to the schematic shown below.




The timing specifications for the master and slave latches are shown below.

	Master	Slave
$t_{PD}$	0.90 ns	1.30 ns
$t_{CD}$	0.17 ns	0.20 ns
$t_{SETUP}$	0.91 ns	0.82 ns
$t_{HOLD}$	0.20 ns	0.13 ns

Please determine the appropriate timing specifications for the register, selecting values for  $t_{CD}, t_{PD}, t_{SETUP}, t_{HOLD}$ , shown in the following figure.



**Hide Discussion** 



© All Rights Reserved



## edX

<u>About</u>

<u>Affiliates</u>

edX for Business

Open edX

**Careers** 

<u>News</u>

## Legal

Terms of Service & Honor Code

Privacy Policy

**Accessibility Policy** 

<u>Trademark Policy</u>

<u>Sitemap</u>

## **Connect**

<u>Blog</u>

**Contact Us** 

**Help Center** 

Media Kit

Donate

















© 2021 edX Inc. All rights reserved.

深圳市恒宇博科技有限公司 <u>粤ICP备17044299号-2</u>