



< Previous

✓

✓

✓

✓

✓

✓

✓

✓

✓

✓

✓

✓

✓

Next >


LE3.4

🔖 Bookmark this page

LE3.4.1: Complementary circuits

1/1 point (ungraded)

The following diagram shows a schematic for the pulldown circuitry for a particular CMOS logic gate.



Which of the following would be the most likely schematic for the pullup circuitry?

- ☐ A)
- ☐ B)
- ☐ C)
- ☒ D)
- ☐ E) None of the above



Submit

LE3.4.2: CMOS Recipe

1/1 point (ungraded)

A single 3-input CMOS logic gate computes  $F(A,B,C)$ . Its circuit has the property that every mosfet's gate is connected to one of A, B, or C. Which logic function might it compute?

- ☐ A)  $A \cdot B \cdot C$
- ☐ B)  $A + B \cdot C$

Calculator

☐ c)  $A + \overline{B \cdot C}$

☐ D)  $\text{XOR}(A, B, C)$

☒ E)  $\overline{ABC}$

☐ F) None or several of the above (or can't tell)



Submit

Discussion

Hide Discussion

Topic: 3. CMOS / LE3.4

Add a Post

Show all posts	▼	by recent activity	▼
<input checked="" type="checkbox"/>	<a href="#">LE3.4.2 sample problem: what does the notation mean?</a>	4	
	<a href="#">I have watched every lecture in order to this point, and have not seen an explanation for what the answers to this problem represent...</a>		▼
	<a href="#">LE3.4.2 sample problem</a>	3	
	<a href="#">Does "A single 3-input CMOS logic gate" uniquely define the layout? Are all these inputs connected to the same gate (I assume this i...</a>		▼

< Previous

Next >



edX

- About
- Affiliates
- edX for Business
- Open edX
- Careers
- News

Legal

- Terms of Service & Honor Code
- Privacy Policy
- Accessibility Policy
- Trademark Policy
- Sitemap

Calculator

# Connect

[Blog](#)

[Contact Us](#)

[Help Center](#)

[Media Kit](#)

[Donate](#)



© 2021 edX Inc. All rights reserved.  
深圳市恒宇博科技有限公司 [粤ICP备17044299号-2](#)