

<u>Help</u>

selfpoised ~

Next >

<u>Course</u> <u>Progress</u> <u>Dates</u> <u>Discussion</u>

★ Course / 13. Building the Beta / Tutorial Problems

G

Tutorial: Beta ISA

 \square Bookmark this page

< Previous</pre>

■ Calculator

For all Beta related questions, you should make use of the Beta documentation, the Beta Instruction Summary, and the **Beta Diagram**.

Beta ISA: 1

4/4 points (ungraded)

In this problem, you will consider a number of plausible hardware faults in an otherwise working Beta processor. Each of the faults involves changing a particular output of the control logic to some new (incorrect) constant value. In each case, you are to evaluate the impact of the fault on each of the following Beta instructions:

```
I1: ST(R0, 0x100, R1)
12: JMP(LP, R31)
I3: BEQ(R31, .+4, R0)
14: SUB(R1, R0, R0)
```

For each of the following faults, identify which (if any) of the above instructions will fail to work properly – that is, if th care

	ult might effect the processor state (register and PC values) after the execution of the instruction. Be some of these are tricky!
	ALUFN stuck at code for "-" (32-bit SUBTRACT)
\ [Which instruction(s) fail? Select all that apply.
l	
	I2
	□ 13
	I4
	None
	✓
	RA2SEL stuck at 1 Which instruction(s) fail? Select all that apply.
	I2
	I3
	□ 14
	✓ None
	✓
	WERF stuck at 0 Which instruction(s) fail? Select all that apply.
	I2
	✓ I3
	✓ 14
_	

None

⊞ Calculator

4. BSEL stuck at code 0

✓ 11			
<u>l</u> 2			
I3			
<u> </u>			
None			
~			

Beta ISA: 2

40 points possible (ungraded)

Marketing has asked for the following instructions to be added to an Extended Beta instruction set, for implementation on a Beta as implemented in Lecture and in the lab.

```
CLEAR2(Rx, Ry)
                           // Clear two registers
    Reg[Rx] \leftarrow 0
    Reg[Ry] \leftarrow 0
    PC \leftarrow PC + 4
                          // Bitwise NOR: Rz[i] = NOR(Rx[i], Ry[i])
NOR(Rx, Ry, Rz)
    Reg[Rz] ← bitwise NOR of Reg[Rx], Reg[Ry]
    PC \leftarrow PC + 4
LDRADR(C, Rx )
                          // Load Relative Address
    Reg[Rx] \leftarrow PC+4+4*SEXT(C)
    PC \leftarrow PC + 4
                         // Load Incremented
LDINCR(Rx,C, Ry)
    EA \leftarrow Reg[Rx] + SEXT(C)
    Reg[Ry] = Mem[EA] + 1
```

The Marketing people don't care about details of instruction coding (e.g., which fields are used to encode Rx and Ry in the above descriptions), but want to know which if any of the above can be implemented as a **single instruction** in the **existing Beta simply by changing the control ROM**.

Your job is to decide which of the above instructions can be implemented on the existing Beta, making appropriate choices for Rx and Ry, and to specify control signals that implement those instructions.

For each instruction select the appropriate values for the control signals in the table below. Select "None" for all entries in a row if the instruction cannot be implemented using the existing Beta datapath. Select "--" to indicate a "don't care" value for a control signal.

Instr	ALUFN	WERF	BSEL	WDSEL	МОЕ	MWR
	Select an option ✓	Select an option ✓	Select an option →	Select an option →	Select an option 🗸	Selec
CLEAR2						
	Select an option 🗸	Select an option 🗸	Selec			
NOR						
	Select an option >	Select an option >	Select an option >	Select an option 🗸	Select an option >	Selec
LDRADR						
	Select an option 🗸	Select an option 🗸	Selec			
LDIMOD						

LDINCR

Submit

Beta ISA: 3

1/1 point (ungraded)

You modify a working BETA by connecting the **JT** input to the PCSEL MUX to the constant 0, rather than to its proper logic. Which instructions, if any, are effected by this change?

BNE	
✓ JMP	
ADD	
ST	
None	
✓	
Submit	

Beta ISA: 4

3/3 points (ungraded)

For the Beta instruction sequence shown below, indicate the values of the specified quantities after the sequence has been executed.

```
.=0
CMOVE(0x6000, SP)
PUSH(SP)
HALT()

Value left in SP (HEX): 0x 6004

✓

Value pushed onto stack (HEX): 0x 6004

✓

Value of WDSEL control signal during CMOVE execution: 0x: 1
```

Beta ISA: 5

11 points possible (ungraded)

Many problems, like sorting, require swapping data in two memory locations. The following assembly code swaps the contents of two words in memory, with addresses stored in R0 and R1:

```
LD(R0, 0, R2)
LD(R1, 0, R3)
ST(R2, 0, R1)
ST(R3, 0, R0)
```

⊞ Calculator

location:

```
SWAP(Ra, literal, Rc)  // Swap register contents with memory
    EA ← Reg[Ra] + SEXT(literal)
    tmp ← Mem[EA]
    Mem[EA] ← Reg[Rc]
    Reg[Rc] ← tmp
    PC ← PC + 4
```

Which of the following pieces of code is a valid rewrite of the code above?

```
LD(R1, 0, R2)
SWAP(R1, 0, R2)
ST(R2, 0, R0)
```



LD(R0, 0, R2) SWAP(R1, 0, R2) ST(R2, 0, R1)



Explanation

LD(R0, 0, R2): load R2 with Mem[R0]

SWAP(R1, 0, R2): swaps the contents of R2 with the contents of Mem[R1] - so Mem[R1] now holds what was initially in Mem[R0]

ST(R2, 0, R0): stores R2 into Mem[R0] - so Mem[\$0] now holds what was initially in Mem[R1]

2. Can we implement the SWAP instruction using the unpipelined Beta datapath, by simply changing the control ROM? Recall that, in the unpipelined datapath, the data memory has combinational reads, and writes are clocked, happening at the end of the cycle. Also assume that the memory still returns valid data when WR=1. Either fill in the control signals below, or select NONE for all cases if SWAP cannot be implemented.

Instr	ALUFN	WERF	BSEL	WDSEL	MOE	M
	Select an option ✓	Select an option 🗸	Select an option ✓	Select an option 🗸	Select an option 🗸	S
SWAP	Answer: A+B	Answer: 1	Answer: 1	Answer: 2	Answer: 1	

Explanation

- The EA is generated by the ALU. This means that the ALU must add Reg[Ra] to SEXT(literal). In order to do this, ALUFN = 'A+B', ASEL = 0, and BSEL = 1.
- In order to write the value of Reg[Rc] into this memory location, RA2SEL = 1, and MWR = 1.
- In order to read the value at Mem[EA] and store it into Reg[Rc], MOE = 1, WERF = 1, WASEL = 0, and WDSEL = 2.
- In order to increment PC by 4, PCSEL = 0.

Submit

• Answers are displayed within the problem

Beta ISA: 6

4/4 points (ungraded)

A "stuck-at" fault happens when a signal is shorted to VDD or GND and is permanently a logic 1 or logic 0. For each of the following stuck-at faults there is a list of instruction opcodes – please select the opcodes whose execution might be affected by the indicated fault.

1. RA2SEL stuck-at logic "0"

ADD	
ADDC	
LD	
✓ ST	
JMP	
BEQ	
BNE	
LDR	
Шор	
✓	

2. BSEL stuck-at logic "1"

✓ ADD	
ADDC	
LD	
ST	
JMP	
BEQ	
BNE	
LDR	
Illop	
✓	

3. WDSEL[1] (high-order bit of WDSEL mux select) stuck-at logic "0"

□ ADD

	ADDC
~	LD
	ST
	JMP
	BEQ
	BNE
✓	LDR
	Illop
. WERF	stuck-at logic "1"
	ADD
	ADDC
	LD
✓	ST
	JMP
	BEQ
	BNE
	LDR
	Illop
~	
bmit	

Beta ISA: 7

6/6 points (ungraded)

Your summer internship involves adding new instructions to the Beta processor. You're given a list of proposed new Beta instructions, each of which is to perform a given operation during the **single clock cycle** in which the instruction executes. You decide to sort the proposals into four classes:

- Macro: those instructions that can be implemented on a stock Beta, simply by defining an appropriate macro;
- CTL: those that can be implemented on a stock Beta, by defining an appropriate macro and making appropriate changes to the control ROM;
- **HW**: those instructions that require hardware changes beyond reprogramming the control ROM.
- **None**: The instruction as described can't be implemented, even with hardware changes.

For each of the following descriptions, identify which of the above categories the instruction falls into.

	Macro
\bigcirc	CTL
\subset	Hardware
\supset	None
/	
RO	2(rx,ry) which sets the contents of both registers rx and ry to zero. Macro
	TWIGGIO TO THE TOTAL TOT
$\bigcup_{i=1}^{n}$	CTL
	Hardware
$\overline{}$	None
/	
:TP	C(rx) which sets the contents of register rx to the address of the following instruction.
	Macro
\bigcirc	CTL
\supset	Hardware
$\overline{}$	None
✓	
✓ ETA	DR(loc, rx) which sets the contents of register rx to the address of a nearby location tagged loc.
× ETA	
TA	DR(loc, rx) which sets the contents of register rx to the address of a nearby location tagged loc.
× ETA	DR(loc, rx) which sets the contents of register rx to the address of a nearby location tagged loc. Macro
TA O	DR(loc, rx) which sets the contents of register rx to the address of a nearby location tagged loc. Macro CTL
Y ETA	DR(loc, rx) which sets the contents of register rx to the address of a nearby location tagged loc. Macro CTL Hardware
• • • • • • • • • • • • • • • • • • •	DR(loc, rx) which sets the contents of register rx to the address of a nearby location tagged loc. Macro CTL Hardware None MZERO(rx,ry) which sets the contents of register ry to the 1 if the main memory location whose
• • • • • • • • • • • • • • • • • • •	DR(loc, rx) which sets the contents of register rx to the address of a nearby location tagged loc. Macro CTL Hardware None MZERO(rx,ry) which sets the contents of register ry to the 1 if the main memory location whose ss is in register rx contains zero, else ry is set to 0.
• • • • • • • • • • • • • • • • • • •	DR(loc, rx) which sets the contents of register rx to the address of a nearby location tagged loc. Macro CTL Hardware None MZERO(rx,ry) which sets the contents of register ry to the 1 if the main memory location whose ss is in register rx contains zero, else ry is set to 0. Macro
✓ MEI dre	DR(loc, rx) which sets the contents of register rx to the address of a nearby location tagged loc. Macro CTL Hardware None MZERO(rx,ry) which sets the contents of register ry to the 1 if the main memory location whose ss is in register rx contains zero, else ry is set to 0.
✓ MEI dre	DR(loc, rx) which sets the contents of register rx to the address of a nearby location tagged loc. Macro CTL Hardware None MZERO(rx,ry) which sets the contents of register ry to the 1 if the main memory location whose ss is in register rx contains zero, else ry is set to 0. Macro
✓ MEI dre	DR(loc, rx) which sets the contents of register rx to the address of a nearby location tagged loc. Macro CTL Hardware None MZERO(rx,ry) which sets the contents of register ry to the 1 if the main memory location whose ss is in register rx contains zero, else ry is set to 0. Macro CTL
✓ MEI dre	DR(loc, rx) which sets the contents of register rx to the address of a nearby location tagged loc. Macro CTL Hardware None MZERO(rx,ry) which sets the contents of register ry to the 1 if the main memory location whose ss is in register rx contains zero, else ry is set to 0. Macro CTL Hardware
MEI dre	DR(loc, rx) which sets the contents of register rx to the address of a nearby location tagged loc. Macro CTL Hardware None MZERO(rx,ry) which sets the contents of register ry to the 1 if the main memory location whose ss is in register rx contains zero, else ry is set to 0. Macro CTL Hardware

) CIL
\Box) Hardware
) None
~	
Submit	

Beta ISA: 8

10 points possible (ungraded)

Marketing has asked for the following instruction to be added to an Extended Beta instruction set, for implementation on an unpipelined Beta.

```
BGT(Rx, Ry, C)

EA ← PC+4+4*SEXT(C)

If Reg[Rx] > Reg[Ry] then PC ← EA

else PC ← PC + 4
```

The Marketing people don't care about details of instruction coding (e.g., which fields are used to encode Rx and Ry in the above descriptions), but want to know if **BGT** can be implemented as a **single instruction** in the **existing Beta simply by changing the control ROM**. If so, fill in the appropriate values for the control signals in the table below. Otherwise, select NONE for each control signal. Use "-" to indicate a "don't care" value for a control signal.

Instr	ALUFN	WERF	BSEL	WDSEL	MOE	MWR
	Select an option 🕶	Select an option ✓	Select an option ✓	Select an option 🗸	Select an option ✓	Select an
BGT	Answer: NONE	Answer: NONE	Answer: NONE	Answer: NONE	Answer: NONE	Answei

Explanation

Without making any changes to the hardware, there is no way to use the output of the ALU which determines if Reg[Rx] > Reg[Ry] to control the value of PCSEL within a single clock cycle.

Submit

Answers are displayed within the problem

Discussion

Topic: 13. Building the Beta / Tutorial: Beta ISA

Hide Discussion

Add a Post

Sh	ow all posts	∕ity ❤
2	Why the code in Ex 5 about SWAP does not seem to work? Whats is wrong with this:??? "Ex5: The following assembly code swaps the contents of two(w1,w2) words in memory, with addr	2
•	How to input CONTROL LOGIC in the Simulator so SWAP works? The EA is generated by the ALU. This means that the ALU must add Reg[Ra] to SEXT(literal). In order to do this, ALUFN = 'A+B', ASEL	4
∀	Does the JMP instruction use the ALU? Hi, One of the steps in the operation of the JMP instruction is below. EA \leftarrow Reg[Ra] & 0xFFFFFFFC Isn't the right side of the step ab	5

Previous

Next >

© All Rights Reserved



edX

About

Affiliates

edX for Business

Open edX

Careers

<u>News</u>

Legal

Terms of Service & Honor Code

Privacy Policy

Accessibility Policy

<u>Trademark Policy</u>

<u>Sitemap</u>

Connect

<u>Blog</u>

Contact Us

Help Center

Media Kit

Donate















© 2021 edX Inc. All rights reserved.

深圳市恒宇博科技有限公司 <u>粤ICP备17044299号-2</u>