

<u>Help</u>

selfpoised ~

<u>Course</u> <u>Progress</u> <u>Dates</u> <u>Discussion</u>

★ Course / 18. Devices and Interrupts / Lecture Videos (46:07)



Previous
Image: Control of the control of

LE18.5

☐ Bookmark this page

⊞ Calculator


LE18.5.1: Real-time Constraints

0.0/1.0 point (ungraded)

Three devices, D1, D2, and D3, are serviced by interrupt handlers in an interrupt system that may choose to use either strong (preemptive) priorities or weak (nonpreemptive) priorities. Their service times and maximum request rates are shown in the table below.

evice	Service time	Maximum frequency	Deadline		
1	100us	1/(1000us)	300us		
2	150us	1/(300us)	240us		
3	250us	1/(1000us)	1050us		
1	Assuming each device were interrupting at its maximum rate, what fraction of the CPU time would be used to service D1 ? What fraction of the CPU time would be left for background computing? Answer in percent. Enter your response as "N%". Give PERCENTAGE of CPU used to service D1:				
(Give PERCENT	AGE of unused CPU:			
r	Can the requirements given in the table above be met using a weak priority ordering among the interrupt requests? If so give priority ordering for D1, D2, D3 or select device(s) whose deadlines cannot be met. Select all that apply.				
Ŋ	Weak priority ordering or list device(s) with possibly missed deadlines:				
	D1 > D2				
	D1 > D3				
	D2 > D1				
	D2 > D3				
	D3 > D1				
	D3 > D2				
	D1 misse	s deadline			
	D2 misse	es deadline			
	D3 misse	es deadline			
r	Can the requirements given in the table above be met using a strong priority ordering among the interrupt requests? If so give priority ordering for D1, D2, D3 or select device(s) whose deadlines cannot be met. Select all that apply. Strong priority ordering or list device(s) with missed deadlines: D1 > D2				
	D1 > D3				
	D2 > D1			■ Calculator	

D2 > D3	
D3 > D1	
D3 > D2	
D1 misses deadline	
D2 misses deadline	
D3 misses deadline	
Submit	
E18.5.2: Assigning Priorities	
o/1.0 point (ungraded) e following timeline shows how a processor executes interrupt handlers in response to interrupt requence frown as ↑ in the diagram) from devices A, B and C. Assume that the processor is idle before the first fragged Fraguest arrives.	
A C A B	
↑ ↑ ↑ ↑ time	
A B C interrupt requests	
1. Does the processor implement a weak priority system or strong priority system? If there's not end	ough
information to decide, select "Can't Tell". Type of priority system (weak, strong, can't tell):	
Weak	
Strong	
Can't Tell	
2. Indicate the relative priorities of A, B and C, e.g., select "A > B" if A has a higher priority than B. Se	elect
"None" if you can't tell. Select all that apply.	
Relative priorities of A, B and C: A > B	
A > C	
□ B > A	
B > C	
C > A	
C > B	■ Calcula



© All Rights Reserved



edX

About

Affiliates

edX for Business

Open edX

Careers

<u>News</u>

Legal

Terms of Service & Honor Code

Privacy Policy

Accessibility Policy

Trademark Policy

<u>Sitemap</u>

Connect

Blog

Contact Us

Help Center

Media Kit

Donate













© 2021 edX Inc. All rights reserved.

深圳市恒宇博科技有限公司 <u>粤ICP备17044299号-2</u>