


<u>Help</u>

selfpoised ~

<u>Course</u> <u>Progress</u> <u>Dates</u> <u>Course Notes</u> <u>Discussion</u>








**■** Calculator

### Sequential Logic Timing

4/4 points (ungraded)

OpenFSM.org, an organization dedicated to public disclosure of the transition diagrams of all commercially interesting FSMs, has hired you as an (unpaid) consultant. They've asked you to help reverse-engineer the BSM, an FSM embedded in the hot-selling consumer product, BlingSox.

You've been given the schematic diagram for the BSM below, and immediately recognize the diagram as an FSM having two state bits held in a single register.



OpenFSM has somehow been able to determine certain component timing specifications, listed below, but has been unable to come up with specifications for the BSM device as a whole. Moreover, they could not determine the hold time spec for the register.

Combination		ational Logic
1	t <sub>PD</sub>	11ns
1	t <sub>CD</sub>	0.1ns

Register		
t <sub>PD</sub>	1ns	
$t_{CD}$	0.1ns	
t <sub>SETUP</sub>	6ns	
t <sub>HOLD</sub>	???	

Nick O'Tyme, OpenFSM's performance expert, has asked you to find boundary values for timing specs that just guarantee reliable operation of the BSM.

What is the largest value for the register's hold time that allows the necessary timing specifications to be met?

Largest valid value for t<sub>HOLD</sub> (ns): 0.2 

✓

What is the smallest value for the period of CLK that will meet the timing specifications?

Smallest value for t<sub>CLK</sub> (ns): 18 

✓


Give the smallest setup and hold time specifications on IN with respect to the active edge of CLK that ensures the necessary timing specifications are met. **Assume that the t**<sub>HOLD</sub> **spec for the register is 0.1ns.** 

Setup time (ns): 17

Hold time (ns): 0

#### **Sequential Logic Timing**

# **Sequential Logic Timing**



(Caption will be displayed when you start playing the video.)

Video

Download video file

#### **Transcripts**


<u>Download SubRip (.srt) file</u> <u>Download Text (.txt) file</u>

Discussion

**Topic:** 5. Sequential Logic / WE5.2

**Hide Discussion** 

Add a Post



© All Rights Reserved



■ Calculator

## edX

<u>About</u>

**Affiliates** 

edX for Business

Open edX

**Careers** 

<u>News</u>

## Legal

Terms of Service & Honor Code

Privacy Policy

**Accessibility Policy** 

<u>Trademark Policy</u>

<u>Sitemap</u>

## **Connect**

<u>Blog</u>

Contact Us

Help Center

Media Kit

**Donate** 















© 2021 edX Inc. All rights reserved.

深圳市恒宇博科技有限公司 <u>粤ICP备17044299号-2</u>