

Video explanation of solution is provided below the problem.


CMOS Logic Gates

1 point possible (ungraded)

Your mission is to design and test a circuit that implements the function $Z = \overline{(A+B)\cdot C}$ as a single CMOS gate. Recall that we want to use NFETs to build the gate's pulldown circuit and PFETs to build the gate's pullup circuit. The truth table for Z is shown below:

Α	В	С	Z
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

Here's an instance of Jade you can use to enter and test your circuit.




Copyright © MIT EECS 2011-2015

Jade 2.2.46 (2015 ©


To complete the design problem, click the green checkmark in the Jade toolbar and the built-in tester will either report any discrepencies between the expected and actual outputs, or, if your design is correct, it will record the test passed so that clicking the Check below will give you credit for completing the problem.

Explanation

The circuit that implements the function Z is shown below.




⊞ Calculator



Submit

Answers are displayed within the problem

CMOS Logic Gates



Video

Download video file

Transcripts

<u>Download SubRip (.srt) file</u> <u>Download Text (.txt) file</u>

Discussion

Topic: 3. CMOS / WE3.2

Previous

Next >

© All Rights Reserved

Hide Discussion



edX

About

Affiliates

edX for Business

Open edX

Careers

<u>News</u>

Legal

Terms of Service & Honor Code

Privacy Policy

Accessibility Policy

<u>Trademark Policy</u>

<u>Sitemap</u>

Connect

<u>Blog</u>

Contact Us

Help Center

Media Kit

Donate















© 2021 edX Inc. All rights reserved.

深圳市恒宇博科技有限公司 <u>粤ICP备17044299号-2</u>