

<u>Help</u>

selfpoised ~

<u>Course</u> <u>Progress</u> <u>Dates</u> <u>Course Notes</u> <u>Discussion</u>

#### Course / 3. CMOS / Lecture Videos (44:58)






#### **LE3.5**

☐ Bookmark this page

### LE3.5.1: Timing

2/2 points (ungraded)

Consider the following circuit that implements the 3-input function H(A,B,C):



Using the following table of timing specifications for each component, what are the contamination delay  $t_{CD}$  and the propagation delay  $t_{PD}$  for the circuit shown above?

gate	$\underline{t_{CD}}$	$t_{PD}$
Ι	3ps	15ps
ND2	5ps	30ps
NR2	5ps	30ps
NR3	10ps	50ps

 $t_{CD}$  (in picoseconds): 13

 $t_{PD}$  (in picoseconds): 95

Submit

#### Discussion

Topic: 3. CMOS / LE3.5

**Hide Discussion** 

Add a Post

Show all posts 

by recent activity 

by recent activity 

the state of the state

why isn't the longest path (I + NR2 +I + ND2)? and the shortest path (NR3 + ND2)?
why isn't the longest path (I + NR2 +I + ND2)? and the shortest path (NR3 + ND2)? please explain, I feel a bit baffled here.

< Previous

Next >

**⊞** Calculator

© All Rights Reserved



## edX

**About** 

**Affiliates** 

edX for Business

Open edX

**Careers** 

**News** 

# Legal

Terms of Service & Honor Code

Privacy Policy

**Accessibility Policy** 

<u>Trademark Policy</u>

<u>Sitemap</u>

## **Connect**

**Blog** 

Contact Us

Help Center

Media Kit

**Donate** 















© 2021 edX Inc. All rights reserved.

深圳市恒宇博科技有限公司 <u>粤ICP备17044299号-2</u>