




< Previous	 ✓	 ✓	 ✓	 ✓	 ✓	 ✓	 ✓	 ✓	 ✓	Next >
------------	---	---	---	---	---	---	---	---	---	--------

## LE5.2

 Bookmark this page

LE5.2.1 D-register Timing


5/5 points (ungraded)  
A D-register is constructed from two D-latches according to the schematic shown below.



The timing specifications for the master and slave latches are shown below.

	Master	Slave
$t_{PD}$	0.90 ns	1.30 ns
$t_{CD}$	0.17 ns	0.20 ns
$t_{SETUP}$	0.91 ns	0.82 ns
$t_{HOLD}$	0.20 ns	0.13 ns

Please determine the appropriate timing specifications for the register, selecting values for  $t_{CD}$ ,  $t_{PD}$ ,  $t_{SETUP}$ ,  $t_{HOLD}$ , shown in the following figure.



Register contamination delay  $t_{CD}$  (ns):  ✓

Register propagation delay  $t_{PD}$  (ns):  ✓

Register setup time  $t_{SETUP}$  (ns):  ✓

Register hold time  $t_{HOLD}$  (ns):  ✓

Suppose we're able to choose a faster time for the contamination delay  $t_{CD}$  for the master latch. What would be the smallest possible time we could choose and still have the register work correctly?

Smallest possible  $t_{CD}$  for master latch (ns):  ✓

Submit

Discussion

Topic: 5. Sequential Logic / LE5.2

Hide Discussion

Add Calculator

< Previous

Next >



© 2021 edX Inc. All rights reserved.  
深圳市恒宇博科技有限公司 [粤ICP备17044299号-2](#)