



[Course](#)   [Progress](#)   [Dates](#)   [Discussion](#)

[🏠 Course](#) / [13. Building the Beta](#) / [Lecture Videos \(39:19\)](#)



< Previous	✓	✓	✓	✓	✓	✓	✓	✓		Next >
------------	---	---	---	---	---	---	---	---	--	--------

LE13.1

🔖 Bookmark this page

LE13.1.1 New Load/Store Instructions

1.0/1.0 point (ungraded)  
For each of the following potential additions to the Beta instruction set, fill in the table with the control signal settings needed to execute these instructions on an unpipelined Beta. Assume the datapath and control signals as shown at the end of the previous video. Please choose "do not care" if the value of control signal doesn't matter when executing the instruction.

(A) Swap register contents with memory location

Usage: MSWP (Ra, literal, Rc)  
Operation:  $PC \leftarrow PC + 4$   
 $EA \leftarrow Reg[Ra] + SEXT(literal)$   
 $tmp \leftarrow Mem[EA]$   
 $Mem[EA] \leftarrow Reg[Rc]$   
 $Reg[Rc] \leftarrow tmp$

ALUFN	<div>adder unit: A + B</div>	✓
BSEL	<div>1</div>	✓
MOE	<div>1</div>	✓
MWR	<div>1</div>	✓
RA2SEL	<div>1</div>	✓
WDSEL	<div>2</div>	✓
WERF	<div>1</div>	✓

(B) Load indexed

Usage: LDX (Ra, Rb, Rc)  
Operation:  $PC \leftarrow PC + 4$   
 $Reg[Rc] \leftarrow Mem[Reg[Ra] + Reg[Rb]]$

ALUFN	<div>adder unit: A + B</div>	✓
BSEL	<div>0</div>	✓
MOE	<div>1</div>	✓
MWR	<div>0</div>	✓
RA2SEL	<div>0</div>	✓
WDSEL	<div>2</div>	✓
WERF	<div>1</div>	✓

Submit

Discussion

Topic: 13. Building the Beta / LE13.1

Hide Discussion

Add a Post

Show all posts

by recent activity

Calculator

< Previous

Next >



## About

## Affiliates

## edX for Business

Open edX

## Careers

## News

## Legal

## Terms of Service & Honor Code

[Privacy Policy](#)

## Accessibility Policy

## Trademark Policy

Sitemap

## Connect

[Blog](#)

## Contact Us

[Help Center](#)

## Media Kit

[Donate](#)



© 2021 edX Inc. All rights reserved.

深圳市恒宇博科技有限公司 [粤ICP备17044299号-2](#)