

# On thin air reads

Towards an event structures model of relaxed memory

Alan Jeffrey (Bell Labs and Mozilla Research)

James Riely (DePaul University)

Logic in Computer Science 2016

2 years of conversation in 20 minutes

## Relaxed memory models

An example:

*thread 1:* `y=1; r1=x;`

*thread 2:* `r2=y; x=r2;`

Assume variables initialized to 0.

Is it possible for both `r1` and `r2` to read 1?

## Relaxed memory models

An example:

*thread 1:* y=1; r1=x;

*thread 2:* r2=y; x=r2;

Assume variables initialized to 0.

Is it possible for both r1 and r2 to read 1?

Yes! There is a sequential schedule that respects thread order:

y=1; r2=y; x=r2; r1=x;

This is called *sequential consistency (SC)*

# Relaxed memory models

An example:

*thread 1:* y=1; r1=x;

*thread 2:* r2=y; x=r2;

Assume variables initialized to 0.

Is it possible for both r1 and r2 to read 1?

Yes! There is a sequential schedule that respects thread order:

y=1; r2=y; x=r2; r1=x;

This is called *sequential consistency (SC)*

The operations of thread 1 act on different variables.

What if we swap them?

*thread 1:* r1=x; y=1;

*thread 2:* r2=y; x=r2;

Is it possible for both r1 and r2 to read 1?

# Relaxed memory models

An example:

*thread 1:* y=1; r1=x;

*thread 2:* r2=y; x=r2;

Assume variables initialized to 0.

Is it possible for both r1 and r2 to read 1?

Yes! There is a sequential schedule that respects thread order:

y=1; r2=y; x=r2; r1=x;

This is called *sequential consistency (SC)*

The operations of thread 1 act on different variables.

What if we swap them?

*thread 1:* r1=x; y=1;

*thread 2:* r2=y; x=r2;

Is it possible for both r1 and r2 to read 1?

Yes!

# Relaxed memory models

An example:

*thread 1:* y=1; r1=x;

*thread 2:* r2=y; x=r2;

Assume variables initialized to 0.

Is it possible for both r1 and r2 to read 1?

Yes! There is a sequential schedule that respects thread order:

y=1; r2=y; x=r2; r1=x;

This is called *sequential consistency (SC)*

The operations of thread 1 act on different variables.

What if we swap them?

*thread 1:* r1=x; y=1;

*thread 2:* r2=y; x=r2;

Is it possible for both r1 and r2 to read 1?

Yes! Possible by reordering non-conflicting operations!






# Java Memory Model (Mason, Pugh and Adve 2005)

- ▶ Guess the future  
without making things up

# Java Memory Model (Mason, Pugh and Adve 2005)


*thread 1:*  $r1=x$ ;  $y=1$ ;  
*thread 2:*  $r2=y$ ;  $x=r2$ ;



- ▶ Guess the future  
without making things up
  - ▶ Run the program  
reading only committed values

# Java Memory Model (Mason, Pugh and Adve 2005)


*thread 1:* r1=x; y=1;  
*thread 2:* r2=y; x=r2;




- ▶ Guess the future without making things up
  - ▶ Run the program reading only committed values
  - ▶ Spot read/write races

# Java Memory Model (Mason, Pugh and Adve 2005)

*thread 1:*  $r1=x$ ;  $y=1$ ;  
*thread 2:*  $r2=y$ ;  $x=r2$ ;




- ▶ Guess the future without making things up
  - ▶ Run the program reading only committed values
  - ▶ Spot read/write races
  - ▶ Commit a race and re-run




# Java Memory Model (Mason, Pugh and Adve 2005)

*thread 1:*  $r1=x$ ;  $y=1$ ;  
*thread 2:*  $r2=y$ ;  $x=r2$ ;




- ▶ Guess the future without making things up
  - ▶ Run the program reading only committed values
  - ▶ Spot read/write races
  - ▶ Commit a race and re-run
  - ▶ Repeat





# Java Memory Model (Mason, Pugh and Adve 2005)

*thread 1:*  $r1=x$ ;  $y=1$ ;  
*thread 2:*  $r2=y$ ;  $x=r2$ ;




- ▶ Guess the future without making things up
  - ▶ Run the program reading only committed values
  - ▶ Spot read/write races
  - ▶ Commit a race and re-run
  - ▶ Repeat
- ▶ (Some fiddly bits concerning conditionals and identity of actions)





# Java Memory Model (Mason, Pugh and Adve 2005)

*thread 1:*  $r1=x$ ;  $y=1$ ;  
*thread 2:*  $r2=y$ ;  $x=r2$ ;



- ▶ Guess the future without making things up
  - ▶ Run the program reading only committed values
  - ▶ Spot read/write races
  - ▶ Commit a race and re-run
  - ▶ Repeat
- ▶ (Some fiddly bits concerning conditionals and identity of actions)
- ▶ Simple enough?



## Speculation (Jagadeesan, Pitcher, Riely 2010)


- Speculate that there will be write of 1 to y

r1 = x	r2 = y
y = 1	x = r2




# Speculation (Jagadeesan, Pitcher, Riely 2010)

- Speculate that there will be write of 1 to y
- Split execution, generating writes




# Speculation (Jagadeesan, Pitcher, Riely 2010)

- ▶ Speculate that there will be write of 1 to y
- ▶ Split execution, generating writes
  - ▶ Final branch may see speculation
  - ▶ Initial branch may not




# Speculation (Jagadeesan, Pitcher, Riely 2010)

- ▶ Speculate that there will be write of 1 to y
- ▶ Split execution, generating writes
  - ▶ Final branch may see speculation
  - ▶ Initial branch may not




# Speculation (Jagadeesan, Pitcher, Riely 2010)

- ▶ Speculate that there will be write of 1 to y
- ▶ Split execution, generating writes
  - ▶ Final branch may see speculation
  - ▶ Initial branch may not




# Speculation (Jagadeesan, Pitcher, Riely 2010)

- ▶ Speculate that there will be write of 1 to y
- ▶ Split execution, generating writes
  - ▶ Final branch may see speculation
  - ▶ Initial branch may not



# Speculation (Jagadeesan, Pitcher, Riely 2010)

- ▶ Speculate that there will be write of 1 to y
- ▶ Split execution, generating writes
  - ▶ Final branch may see speculation
  - ▶ Initial branch may not
- ▶ Initial branch must **justify** speculation



# Speculation (Jagadeesan, Pitcher, Riely 2010)

- ▶ Speculate that there will be write of 1 to y
- ▶ Split execution, generating writes
  - ▶ Final branch may see speculation
  - ▶ Initial branch may not
- ▶ Initial branch must **justify** speculation
- ▶ Afterwards, only final copy remains

$W_{x=1}$	$W_{y=1}$
$1 = x$	$1 = y$
$y = 1$	$x = 1$

# Speculation (Jagadeesan, Pitcher, Riely 2010)

- ▶ Speculate that there will be write of 1 to y
- ▶ Split execution, generating writes
  - ▶ Final branch may see speculation
  - ▶ Initial branch may not
- ▶ Initial branch must **justify** speculation
- ▶ Afterwards, only final copy remains
- ▶ Simple enough?

**W<sub>x=1</sub>**

1 = x  
y = 1

**W<sub>y=1</sub>**

1 = y  
x = 1



# C/C++ (Boehm, et al 2010s)

$$\begin{array}{l}
 \text{isread}_{\ell,v}(a) \stackrel{\text{def}}{=} \exists X, v'. \text{lab}(a) \in \{R_X(\ell, v), C_X(\ell, v, v')\} \\
 \text{iswrite}_{\ell,v}(a) \stackrel{\text{def}}{=} \exists X, v'. \text{lab}(a) \in \{W_X(\ell, v), C_X(\ell, v, v')\} \\
 \text{isfence}(a) \stackrel{\text{def}}{=} \text{lab}(a) \in \{F_{\text{ACQ}}, F_{\text{REL}}\} \\
 \text{sameThread}(a, b) \stackrel{\text{def}}{=} \text{tid}(a) = \text{tid}(b) \quad \text{I} \\
 \text{rsElem}(a, b) \stackrel{\text{def}}{=} \text{sameThread}(a, b) \vee \text{isrmw}(b) \\
 \text{rseq}(a, b) \stackrel{\text{def}}{=} a = b \vee \text{rsElem}(a, b) \wedge \text{mo}(a, b) \wedge (\forall c. \text{mo}(a, c) \wedge \text{mo}(c, b) \Rightarrow \text{rsElem}(a, c)) \\
 \text{sw}(a, b) \stackrel{\text{def}}{=} \exists c, d. \neg \text{sameThread}(a, b) \wedge \text{isRel}(a) \wedge \text{isAcq}(b) \wedge \text{rseq}(c, \text{rf}(d)) \\
 \quad \wedge (a = c \vee \text{isfence}(a) \wedge \text{sb}^+(a, c)) \wedge (d = b \vee \text{isfence}(b) \wedge \text{sb}^+(d, b)) \\
 \text{hb} \stackrel{\text{def}}{=} (\text{sb} \cup \text{sw} \cup \text{asw})^+ \\
 \text{Racy} \stackrel{\text{def}}{=} \exists a, b. \text{isaccess}(a) \wedge \text{isaccess}(b) \wedge \text{loc}(a) = \text{loc}(b) \wedge a \neq b \\
 \quad \wedge (\text{iswrite}(a) \vee \text{iswrite}(b)) \wedge (\text{isNA}(a) \vee \text{isNA}(b)) \wedge \neg(\text{hb}(a, b) \vee \text{hb}(b, a)) \\
 \text{Observation} \stackrel{\text{def}}{=} \{(a, b) \mid \text{mo}(a, b) \wedge \text{loc}(a) = \text{loc}(b) = \text{world}\}
 \end{array}$$

Figure 2. Auxiliary definitions for a C11 execution ( $\text{lab}, \text{sb}, \text{asw}, \text{rf}, \text{mo}, \text{sc}$ ).






Figure 3. Illustration of the “synchronizes-with” definition: the four cases inducing an sw edge.

thread 1: r1=x; r2=y;  
thread 2: y=2; x=1;  
thread 3: x=2; y=1;



# Event structures (Winskel 1980s)

The event structure for  $r=x; y=r;$



Visualizes conflicting executions in a single structure


Fix an alphabet of actions  $\Sigma$  (e.g.  $\text{init}$ ,  $R_x v$ ,  $W_x v$ , ...).

A labelled prime event structure  $(E, \leq, \#, \lambda)$  consists of:


- ▶ A partial order  $(E, \leq)$  (events with program order)
- ▶ A function  $\lambda : E \rightarrow \Sigma$  (labelling)
- ▶ A binary relation  $\#$  on  $E$  (conflict)
- ▶ If  $d \# e$  then  $d \neq e$ , and if  $c \# d \leq e$  then  $c \# e$

# Configurations model executions

The event structure for  $r=x; y=r;$




Has configurations:




A **configuration** is a  $\leq$ -downclosed,  $\#$ -free set of events.

# Configurations model executions

The event structure for  $r=x; y=r;$



Has configurations:



A **configuration** is a  $\leq$ -downclosed,  $\#$ -free set of events.

## Justified configurations


We need more structure on  $\Sigma$ . A **memory alphabet** has:

- ▶  $R \subseteq \Sigma$  (**read** actions, e.g.  $(R \times 1) \in R$ )
- ▶  $W \subseteq \Sigma$  (**write** actions, e.g.  $(W \times 1) \in W$ )
- ▶  $J \subseteq (W \times R)$  (**justification** relation, e.g.  $(W \times 1, R \times 1) \in J$ )

# Justified configurations

We need more structure on  $\Sigma$ . A **memory alphabet** has:

- ▶  $R \subseteq \Sigma$  (**read** actions, e.g.  $(R \times 1) \in R$ )
- ▶  $W \subseteq \Sigma$  (**write** actions, e.g.  $(W \times 1) \in W$ )
- ▶  $J \subseteq (W \times R)$  (**justification** relation, e.g.  $(W \times 1, R \times 1) \in J$ )

On events,  $d$  **justifies**  $e$  (e.g. ) if:

- ▶  $(\lambda(d), \lambda(e)) \in J$ ,
- ▶  $(d, e) \notin \#$ , and
- ▶  $d \not\preceq e$ .


On configurations:

- ▶  $C$  **justifies**  $D$  when every read event in  $D$  has a justifier in  $C$ .
- ▶  $C$  **is justified** when  $C$  justifies itself.


# The TAR\* pit

*thread 1:*  $r=x$ ;  $y=r$ ;

*thread 2:*  $r=y$ ;  $x=r$ ;



Has justified configuration:



A TAR caused by a cycle in (justification + program-order).


\*Thin Air Read

# Sequentially justified configurations

Ban such cycles! On configurations:

- ▶  $C$  **sequentially justifies**  $D$  when  $C = C_0 \subseteq \dots \subseteq C_n = D$ , where each  $C_i$  justifies  $C_{i+1}$ .
- ▶  $C$  **is sequentially justified** when  $\emptyset$  sequentially justifies  $C$ .

For example, the TAR pit is justified, but not sequentially justified:







# Instruction reordering example

*thread 1: r=x; y=1; // These may be reordered*

*thread 2: r=y; x=r;*



should allow:




# TAR pit versus Instruction reordering

TAR pit

*thread 1:*  $r=x$ ;  $y=r$ ;


*thread 2:*  $r=y$ ;  $x=r$ ;



Instruction reordering

*thread 1:*  $r=x$ ;  $y=1$ ;

*thread 2:*  $r=y$ ;  $x=r$ ;



Sewell *et al.* 2015: there is no per-candidate-execution model of relaxed memory which supports instruction reordering



Sewell *et al.* 2015: there is no per-candidate-execution model of relaxed memory which supports instruction reordering

Good thing event structures aren't per-candidate-execution

# AE justification (Always Eventual Justification)

On configurations,  $C$  **AE-justifies**  $D$  when  
for all  $C'$  sequentially justified by  $C$ ,  
there exists  $C''$  sequentially justified by  $C'$ ,  
where  $C''$  justifies  $D$ .




Instruction reordering example:



# AE justification (Always Eventual Justification)

On configurations,  $C$  **AE-justifies**  $D$  when  
for all  $C'$  sequentially justified by  $C$ ,  
there exists  $C''$  sequentially justified by  $C'$ ,  
where  $C''$  justifies  $D$ .




Instruction reordering example:



# Well justification

- ▶  $C$  **well-justifies**  $D$  when  $C = C_0 \subseteq \dots \subseteq C_n = D$ , where each  $C_i$  AE-justifies  $C_{i+1}$ .
- ▶  $C$  **is well-justified** when  $\emptyset$  well-justifies  $C$  and  $C$  is justified.

Instruction reordering example:




That allows one to show existence of an execution.

What about non-existence? E.g., safety?




## Invariant reasoning

TAR pit has an invariant  $x \neq 1 \wedge y \neq 1$



# Invariant reasoning

TAR pit has an invariant  $x \neq 1 \wedge y \neq 1$



Define a simple program logic with judgements  $A \models \phi$  (for  $A \subseteq \Sigma$ ).

A formula  $\phi$  is a *tautology* of an ES whenever

$\lambda(C) \models \phi$  for every well-justified  $C$ .

A formula  $\phi$  is a *invariant* of an ES whenever

$\lambda(C) \cap R \models \phi$  implies  $\lambda(C) \models \phi$  for every well-justified  $C$ .

**Theorem.**<sup>1</sup> If  $\phi$  is an invariant then  $\phi$  is a tautology.

**Proof.** Mechanized in Agda.

**Examples.** TAR pit; type soundness.

---

<sup>1</sup>Under mild technical conditions

**Thesis:** No TAR  $\stackrel{\text{def}}{=}$  invariant reasoning is sound

**Thesis:** No TAR  $\stackrel{\text{def}}{=}$  invariant reasoning is sound

Are we done?

# DRF

**Theorem.**<sup>2</sup> If every SC configuration is DRF  
then every well-justified configuration is SC.

SC: Sequentially Consistent.

DRF: Data Race Free.

**Proof.** Mechanized in Agda.

---

<sup>2</sup>Under mild technical conditions

# DRF

**Theorem.**<sup>2</sup> If every SC configuration is DRF  
then every well-justified configuration is SC.

SC: Sequentially Consistent.

DRF: Data Race Free.

**Proof.** Mechanized in Agda.

Are we done now?


---

<sup>2</sup>Under mild technical conditions

## What about synchronization?

Thread 1: `acq; x=1; x=0; rel;`

Thread 2: `acq; r=x; rel;`




With one lock, it should be impossible for second thread to read 1

# What about synchronization?

Thread 1: `acq; x=1; x=0; rel;`

Thread 2: `acq; r=x; rel;`



With one lock, it should be impossible for second thread to read 1

Two possible fences<sup>3</sup>

Neither allows read of 1

---

<sup>3</sup>Details in the paper



# Goals for relaxed memory



# Contributions of this paper




# Contributions of this paper



# Reordering independent reads

Possible for all reads to resolve to 1.


`(y=x; r=z;) || (z=y; x=1;)`



# Reordering independent reads

Possible for all reads to resolve to 1.


`(y=x; r=z;) || (z=y; x=1;)`



# Reordering independent reads

Possible for all reads to resolve to 1.


`(y=x; r=z;) || (z=y; x=1;)`



## Reordering independent reads


Possible for all reads to resolve to 1.

`(y=x; r=z;) || (z=y; x=1;)`



# Reordering independent reads


Possible for all reads to resolve to 1





# Reordering independent reads

Impossible for all reads to resolve to 1




Should be possible

Reordering of independent reads

# Reordering independent reads

Impossible for all reads to resolve to 1




Should be possible

Reordering of independent reads

# Reordering independent reads

Impossible for all reads to resolve to 1




Should be possible

Reordering of independent reads

# Reordering independent reads

Impossible for all reads to resolve to 1



Should be possible

Reordering of independent reads

Possible fix: use conflict-free sets instead of configurations

# Contributions of this paper



# Contributions of this paper



# Contributions of this paper



# Contributions of this paper





# Contributions of this paper



# Contributions of this paper



# Contributions of this paper



Questions?