#### On thin air reads

Towards an event structures model of relaxed memory

Alan Jeffrey (Bell Labs and Mozilla Research)
James Riely (DePaul University)

Logic in Computer Science 2016



#### An example:

```
thread 1: y=1; r1=x;
thread 2: r2=y; x=r2;
```

Assume variables initialized to 0. Is it possible for both  ${\tt r1}$  and  ${\tt r2}$  to read 1?

An example:

```
thread 1: y=1; r1=x;
thread 2: r2=y; x=r2;
```

Assume variables initialized to 0. Is it possible for both r1 and r2 to read 1? Yes! There is a sequential schedule that respects thread order:

This is called *sequential consistency (SC)* 

An example:

```
thread 1: y=1; r1=x;
thread 2: r2=y; x=r2;
```

Assume variables initialized to 0.

Is it possible for both r1 and r2 to read 1?

Yes! There is a sequential schedule that respects thread order:

This is called *sequential consistency (SC)* 

The operations of thread 1 act on different variables.

What if we swap them?

```
thread 1: r1=x; y=1;
thread 2: r2=y; x=r2;
```

Is it possible for both r1 and r2 to read 1?

An example:

```
thread 1: y=1; r1=x;
thread 2: r2=y; x=r2;
```

Assume variables initialized to 0.

Is it possible for both r1 and r2 to read 1?

Yes! There is a sequential schedule that respects thread order:

This is called *sequential consistency (SC)* 

The operations of thread 1 act on different variables.

What if we swap them?

```
thread 1: r1=x; y=1;
thread 2: r2=y; x=r2;
```

Is it possible for both r1 and r2 to read 1? Yes!

An example:

```
thread 1: y=1; r1=x;
thread 2: r2=y; x=r2;
```

Assume variables initialized to 0. Is it possible for both r1 and r2 to read 1?

Yes! There is a sequential schedule that respects thread order:


This is called *sequential consistency (SC)* 

The operations of thread 1 act on different variables.

What if we swap them?


```
thread 1: r1=x; y=1;
thread 2: r2=y; x=r2;
```

Is it possible for both r1 and r2 to read 1?
Yes! Possible by reordering non-conflicting operations!




Guess the future without making things up

```
thread 1: r1=x; y=1;
thread 2: r2=y; x=r2;
```



- Guess the future without making things up
  - Run the program reading only committed values


```
thread 1: r1=x; y=1;
thread 2: r2=y; x=r2;
```




- Guess the future without making things up
  - Run the program reading only committed values
  - Spot read/write races

```
thread 1: r1=x; y=1;
thread 2: r2=y; x=r2;
```


- Guess the future without making things up
  - Run the program reading only committed values
  - ► Spot read/write races
  - Commit a race and re-run






```
thread 1: r1=x; y=1;
thread 2: r2=y; x=r2;
```


- Guess the future without making things up
  - Run the program reading only committed values
  - ► Spot read/write races
  - Commit a race and re-run
  - Repeat







```
thread 1: r1=x; y=1;
thread 2: r2=y; x=r2;
```

- Guess the future without making things up
  - Run the program reading only committed values
  - ► Spot read/write races
  - Commit a race and re-run
  - Repeat
- ► (Some fiddly bits concerning conditionals and identity of actions)










```
thread 1: r1=x; y=1;
thread 2: r2=y; x=r2;
```

- Guess the future without making things up
  - Run the program reading only committed values
  - ► Spot read/write races
  - Commit a race and re-run
  - Repeat
- (Some fiddly bits concerning conditionals and identity of actions)
- Simple enough?









▶ Speculate that there will be write of 1 to y

$$r1 = x$$
  $r2 = y$   
 $y = 1$   $x = r2$ 

- ▶ Speculate that there will be write of 1 to y
- ► Split execution, generating writes




- Speculate that there will be write of 1 to y
- ► Split execution, generating writes
  - Final branch may see speculation
  - ► Initial branch may not



$$\begin{array}{cccc}
 \mathbf{r} & \mathbf{1} & = & \mathbf{x} & & 0 & = & \mathbf{y} \\
 \mathbf{y} & = & \mathbf{1} & & & \mathbf{\underline{x}} & = & \mathbf{0}
 \end{array}$$


nitial final

- Speculate that there will be write of 1 to y
- ► Split execution, generating writes
  - Final branch may see speculation
  - ▶ Initial branch may not




initial fina

- Speculate that there will be write of 1 to y
- ► Split execution, generating writes
  - Final branch may see speculation
  - ► Initial branch may not




initial

- Speculate that there will be write of 1 to y
- ► Split execution, generating writes
  - Final branch may see speculation
  - ▶ Initial branch may not



initial fina

- Speculate that there will be write of 1 to y
- ► Split execution, generating writes
  - Final branch may see speculation
  - ► Initial branch may not
- ► Initial branch must justify speculation



initial final

- Speculate that there will be write of 1 to y
- ► Split execution, generating writes
  - Final branch may see speculation
  - Initial branch may not
- Initial branch must justify speculation
- ► Afterwards, only final copy remains



- Speculate that there will be write of 1 to y
- ► Split execution, generating writes
  - Final branch may see speculation
  - Initial branch may not
- ► Initial branch must justify speculation
- ► Afterwards, only final copy remains
- Simple enough?




### C/C++ (Boehm, et al 2010s)

```
|\operatorname{sread}_{\ell,v}(a)| \stackrel{\text{def}}{=} \exists X, v', lab(a) \in \{\mathsf{R}_X(\ell,v), \mathsf{C}_X(\ell,v,v')\} \mid |\operatorname{sread}_{\ell,v}(a)| \stackrel{\text{def}}{=} \exists v, \operatorname{sread}_{\ell,v}(a)
                                                                                                                                                                                                                                         isread(a) \stackrel{\text{def}}{=} \exists \ell. isread_{\ell}(a)
            |\text{iswrite}_{\ell,v}(a)| \stackrel{\text{def}}{=} \exists X, v'. \ lab(a) \in \{W_X(\ell,v), C_X(\ell,v',v)\} | \text{iswrite}_{\ell}(a) \stackrel{\text{def}}{=} \exists v. \text{iswrite}_{\ell,v}(a)
                                                                                                                                                                                                                                        iswrite(a) \stackrel{\text{def}}{=} \exists \ell. iswrite_{\ell}(a)
                isfence(a) \stackrel{\text{def}}{=} lab(a) \in \{F_{ACO}, F_{REL}\}
                                                                                                                                                |saccess(a)| \stackrel{\text{def}}{=} |sread(a)| \lor |swrite(a)|
                                                                                                                                                                                                                                          isNA(a) \stackrel{\text{def}}{=} mode(a) = NA
                                                                                                                       ||\operatorname{isrmw}(a)|| \stackrel{\text{def}}{=} \operatorname{isread}(a) \wedge \operatorname{iswrite}(a)||
sameThread(a, b) \stackrel{\text{def}}{=} tid(a) = tid(b)
                                                                                                                                                                                                                                            isSC(a) \stackrel{\text{def}}{=} mode(a) = sc
            rsElem(a, b) \stackrel{def}{=} sameThread(a, b) \lor isrmw(b)
                                                                                                                                                 isAcq(a) \stackrel{\text{def}}{=} mode(a) \supset ACO
                                                                                                                                                                                                                                           isRel(a) \stackrel{\text{def}}{=} mode(a) \supset REL
                   \mathsf{rseq}(a,b) \stackrel{\mathsf{def}}{=} a = b \lor \mathsf{rsElem}(a,b) \land mo(a,b) \land (\forall c.\ mo(a,c) \land mo(c,b) \Rightarrow \mathsf{rsElem}(a,c))
                     \mathsf{sw}(a,b) \stackrel{\mathsf{def}}{=} \exists c,d. \stackrel{\mathsf{\neg sameThread}(a,b) \land \mathsf{isRel}(a) \land \mathsf{isAcq}(b) \land \mathsf{rseq}(c,rf(d))}{\land (a=c \lor \mathsf{isfence}(a) \land sb^+(a,c)) \land (d=b \lor \mathsf{isfence}(b) \land sb^+(d,b))}
                                  hb \stackrel{\text{def}}{=} (sb \sqcup sw \sqcup asm)^+
                           \mathsf{Racy} \stackrel{\mathsf{def}}{=} \exists a, b. \begin{array}{l} \mathsf{isaccess}(a) \land \mathsf{isaccess}(b) \land \mathsf{loc}(a) = \mathsf{loc}(b) \land a \neq b \\ \land (\mathsf{iswrite}(a) \lor \mathsf{iswrite}(b)) \land (\mathsf{isNA}(a) \lor \mathsf{isNA}(b)) \land \neg (\mathsf{hb}(a,b) \lor \mathsf{hb}(b,a)) \end{array}
            Observation \stackrel{\text{def}}{=} \{(a, b) \mid mo(a, b) \land loc(a) = loc(b) = world\}
```

Figure 2. Auxiliary definitions for a C11 execution (lab, sb, asw, rf, mo, sc).


Figure 3. Illustration of the "synchronizes-with" definition: the four cases inducing an sw edge.

```
thread 1: r1=x; r2=y;
thread 2: y=2; x=1;
thread 3: x=2; y=1;
```



#### Event structures (Winskel 1980s)

The event structure for r=x; y=r;



Visualizes conflicting executions in a single structure


Fix an alphabet of actions  $\Sigma$  (e.g. init, Rxv, Wxv, ...).

A labelled prime event structure  $(E, \leq, \#, \lambda)$  consists of:


- ▶ A partial order  $(E, \leq)$  (events with program order)
- ▶ A function  $\lambda : E \to \Sigma$  (labelling)
- ▶ A binary relation # on E (conflict)
- ▶ If d # e then  $d \neq e$ , and if  $c \# d \leq e$  then c # e

#### Configurations model executions

The event structure for r=x; y=r;




Has configurations:




A **configuration** is a  $\leq$ -downclosed, #-free set of events.

#### Configurations model executions

The event structure for r=x; y=r;



Has configurations:



A **configuration** is a  $\leq$ -downclosed, #-free set of events.

### Justified configurations

We need more structure on  $\Sigma$ . A **memory alphabet** has:

- ▶  $R \subseteq \Sigma$  (read actions, e.g.  $(R \times 1) \in R$ )
- ▶  $W \subseteq \Sigma$  (write actions, e.g.  $(W \times 1) \in W$ )
- ▶  $J \subseteq (W \times R)$  (justification relation, e.g.  $(W \times 1, R \times 1) \in J$ )

#### Justified configurations

We need more structure on  $\Sigma$ . A **memory alphabet** has:

- ▶  $R \subseteq \Sigma$  (read actions, e.g.  $(R \times 1) \in R$ )
- ▶  $W \subseteq \Sigma$  (write actions, e.g.  $(W \times 1) \in W$ )
- ▶  $J \subseteq (W \times R)$  (justification relation, e.g.  $(W \times 1, R \times 1) \in J$ )


On events, d justifies e (e.g.  $(init) - - (R \times 0)$ ) if:

- ▶  $(\lambda(d), \lambda(e)) \in J$ ,
- $\blacktriangleright$   $(d,e) \notin \#$ , and
- b d ≯ e.


On configurations:

- C justifies D when every read event in D has a justifier in C.
- C is justified when C justifies itself.

#### The TAR\* pit



Has justified configuration:



A TAR caused by a cycle in (justification + program-order).


<sup>\*</sup>Thin Air Read

#### Sequentially justified configurations

Ban such cycles! On configurations:

- ▶ *C* sequentially justifies *D* when  $C = C_0 \subseteq \cdots \subseteq C_n = D$ , where each  $C_i$  justifies  $C_{i+1}$ .
- ightharpoonup C is sequentially justified when  $\emptyset$  sequentially justifies C.


For example, the TAR pit is justified, but not sequentially justified:



#### Instruction reordering example

thread 1: r=x; y=1; // These may be reordered thread 2: r=y; x=r; init Ry1 Wy1 Wy1 Wx1 Wx0


should allow:



## TAR pit versus Instruction reordering


```
TAR pit
```

```
thread 1: r=x; y=r;
thread 2: r=y; x=r;
```



#### Instruction reordering

thread 1: r=x; y=1; thread 2: r=y; x=r;



Sewell *et al.* 2015: there is no per-candidate-execution model of relaxed memory which supports instruction reordering


Sewell *et al.* 2015: there is no per-candidate-execution model of relaxed memory which supports instruction reordering

Good thing event structures aren't per-candidate-execution

# AE justification (Always Eventual Justification)

On configurations, *C* **AE-justifies** *D* when for all *C'* sequentially justified by *C*, there exists *C''* sequentially justified by *C'*, where *C''* justifies *D*.

Instruction reordering example:







# AE justification (Always Eventual Justification)

On configurations, *C* **AE-justifies** *D* when for all *C'* sequentially justified by *C*, there exists *C''* sequentially justified by *C'*, where *C''* justifies *D*.

Instruction reordering example:







#### Well justification

- ▶ *C* well-justifies *D* when  $C = C_0 \subseteq \cdots \subseteq C_n = D$ , where each  $C_i$  AE-justifies  $C_{i+1}$ .
- ▶ *C* is well-justified when ∅ well-justifies *C* and *C* is justified.

Instruction reordering example:






That allows one to show existance of an execution.

What about non-existence? E.g., safety?


#### Invariant reasoning

TAR pit has an invariant  $x\neq 1 \land y\neq 1$ 



#### Invariant reasoning

TAR pit has an invariant  $x\neq 1 \land y\neq 1$ 



Define a simple program logic with judgements  $A \vDash \phi$  (for  $A \subseteq \Sigma$ ).

A formula  $\phi$  is a *tauology* of an ES whenever  $\lambda(C) \vDash \phi$  for every well-justified C.


A formula  $\phi$  is a *invariant* of an ES whenever  $\lambda(C) \cap R \vDash \phi$  implies  $\lambda(C) \vDash \phi$  for every well-justified C.

**Theorem.**<sup>1</sup> If  $\phi$  is an invariant then  $\phi$  is a tautology.

Proof. Mechanized in Agda.

**Examples.** TAR pit; type soundness.

<sup>&</sup>lt;sup>1</sup>Under mild technical conditions



**Thesis:** No TAR  $\stackrel{\text{def}}{=}$  invariant reasoning is sound

Are we done?

#### **DRF**

**Theorem.**<sup>2</sup> If every SC configuration is DRF then every well-justified configuration is SC.

SC: Sequentially Consistent.

DRF: Data Race Free.

**Proof.** Mechanized in Agda.

<sup>&</sup>lt;sup>2</sup>Under mild technical conditions

#### **DRF**

**Theorem.**<sup>2</sup> If every SC configuration is DRF then every well-justified configuration is SC.

SC: Sequentially Consistent.

DRF: Data Race Free.


Proof. Mechanized in Agda.

Are we done now?

<sup>&</sup>lt;sup>2</sup>Under mild technical conditions

# What about synchronization?

```
Thread 1: acq; x=1; x=0; rel;
Thread 2: acq; r=x; rel;
```




With one lock, it should be impossible for second thread to read 1

<sup>&</sup>lt;sup>3</sup>Details in the paper

# What about synchronization?

```
Thread 1: acq; x=1; x=0; rel;
Thread 2: acq; r=x; rel;
```




With one lock, it should be impossible for second thread to read 1 Two possible fencings $^3$  Neither allows read of 1


<sup>&</sup>lt;sup>3</sup>Details in the paper


#### Goals for relaxed memory






















Impossible for all reads to resolve to 1




Should be possible Reordering of independent reads

Impossible for all reads to resolve to 1




Should be possible Reordering of independent reads

Impossible for all reads to resolve to 1



Should be possible Reordering of independent reads

Impossible for all reads to resolve to 1



Should be possible

Reordering of independent reads

Possible fix: use conlict-free sets instead of configurations



