

Binary - radix - 2
 Decimal - radix - 10
 Octal - base - 8
 Hexadecimal - base - 16

$$\begin{aligned}
 (1010.010)_2 &\rightarrow 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 0 \times 2^0 + 0 \times 2^{-1} + 1 \times 2^{-2} \\
 &\quad + 0 \times 2^{-3} \\
 &= \underline{\underline{(10.25)}_{10}}
 \end{aligned}$$

convert $(101.01)_2$ into decimal

$$\begin{aligned}
 &1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 + 0 \times 2^{-1} + 1 \times 2^{-2} \\
 \Rightarrow &\underline{\underline{(5.25)}_{10}}
 \end{aligned}$$

convert 234 into binary.

$$\begin{array}{r}
 2 | 234 \\
 2 | 117 \quad 0 \\
 2 | 58 \quad 1 \\
 2 | 29 \quad 0 \\
 2 | 14 \quad 1 \\
 2 | 7 \quad 0 \\
 2 | 3 \quad 1 \\
 \hline
 & 1 \quad 1
 \end{array}
 \qquad \qquad \qquad \underline{\underline{(1101010)}_2}$$

Find the value of 0.634 in binary.

$$0.634 \times 2 = 1.268$$

$$0.268 \times 2 = 0.556$$

$$0.556 \times 2 = 1.112$$

$$0.112 \times 2 = 0.224$$

$$0.224 \times 2 = 0.448$$

$$\Rightarrow \underline{\underline{(010100)}_2}$$

$$31 - (10010)_2$$

$$= 2^5 + 2^4 + 2^3 + 2^2 + 2^1 + 2^0$$

$$0.6625 \times 2^9 = 0.1350$$

$$0.1350 \times 2 = 0.270$$

$$0.270 \times 2 = 0.540$$

$$0.540 \times 2 = 1.080$$

$$0.080 \times 2 = 0.16$$

$$\Rightarrow 0.0001$$

$$\Rightarrow (100101. 0001)_2$$

Convert from binary to octal :-

$$(101.101\ 000\ 011)_2$$

$$101 - 5 = \underline{\underline{5}} \quad (5503)_8$$

$$101 - 5 = \underline{\underline{5}}$$

$$000 - 1 = \underline{\underline{7}}$$

$$011 - 3 = \underline{\underline{4}}$$

$$(11.0101111)$$

$$\Rightarrow 0.1 (011. 010\ 111\ 000)_2$$

$$\Rightarrow (3.274)_8$$

Octal to Binary

bit

1's complement

$$\text{for } 00011100 \quad (2^8)_{10} \Rightarrow 11100011$$

(first
reversed)

Now for 2's complement, find 1's complement

first.

Add 1 to it

$$11100011$$

$$\begin{array}{r} + \\ \hline 11100100 \\ \hline \end{array}$$

$$\begin{array}{r} +4511 \\ -3211 \\ \hline \end{array} \Rightarrow +4511 + (-3211)$$

$\Rightarrow 11$

$$4511 = (0100\ 0101)_2$$

$-3211 \Rightarrow 2's \text{ complement}$

$$32 \Rightarrow 011000010010$$

$$\Rightarrow 1000110\ 11001101$$

$$\oplus + . 1$$

$$100111\ 1100110$$

When we add 2 BCD numbers, we may have to go for a correction step where 6 (0110) is added to 1 nibble.

When a nibble (~~digit~~) is one of the six invalid combinations (> 9) or there is a carry from the previous nibble.

$$23 + 48$$

$$\begin{array}{r} 0010 \\ + 0011 \end{array}$$

$$\begin{array}{r} 0100 \\ + 0110 \\ \hline 01101001 \end{array}$$

$$\begin{array}{r} 6 \\ + 9 \\ \hline 15 \end{array}$$

$$23 + 48$$

$$\begin{array}{r} 0010 \\ + 0011 \end{array}$$

$$\begin{array}{r} 0100 \\ + 1000 \\ \hline 0110 \end{array}$$

$$\begin{array}{r} 0110 \\ + 1011 \\ \hline 10001 \end{array}$$

$$+ 0110 (C)$$

$$\begin{array}{r} 01 \\ + 01 \\ \hline 01 \end{array}$$

$$\begin{array}{r} 71 \\ \hline \end{array}$$

$$28 + 39$$

$$\begin{array}{r} 0010 \\ + 0011 \\ \hline 0010 \end{array}$$

$$\begin{array}{r} 1000 \\ + 1001 \\ \hline 10001 \end{array}$$

$$\begin{array}{r} [67] \\ + 0110 \\ \hline 0111 \end{array}$$

Binary \rightarrow Gray

$$b_i^0 \rightarrow g_i^0$$

Binary 0110 1010 if no. of preceding
 Gray 0101 1111 g_i^0 is even
 take xor of consecutive bits.

Gray \rightarrow Binary

$$b_i^0 = g_i^0$$

Gray code - 0101 1001

if no. of preceding
 g_i^0 is odd.

binary - 0110 1110

Connect the following

$$(757.25)_{10} = (11010111)_2$$

~~2 | 757~~

~~2 | 378 1~~

~~2 | 189 0~~

~~2 | 94 1~~

~~2 | 47 0~~

~~2 | 23 1~~

~~2 | 11 1~~

~~2 | 5 1~~

~~2 | 2 1~~

~~2 | 1 0~~

$$(123.17)_{10}$$

IC/chip contains a large number of such gates.

- SSI ⇒ small scale integration
 < 100 gates/chip
- MSI ⇒ medium scale integration
 < 1000 gates/chip
- LSI ⇒ large scale integration
 < 1000 gates/chip
- VLSI ⇒ very large scale integration
 $> 10^4$ gates/chip
- ULSI ⇒ ultra large scale integration
 $> 10^8$ gates/chip

Logic Family to Implement Gates :-

Ba

Boolean Algebra

$$1. F = (A + \bar{B})(C + \bar{D})$$

$$= A + \bar{B} + C + \bar{D}$$


$$\Rightarrow \underline{\bar{A} \cdot B + \bar{C} \cdot D}$$

Simplification using NAND gate \rightarrow

$$\bar{A}B + \bar{C}D$$

$$\Rightarrow \underline{\bar{A}B \cdot \bar{C}D}$$

$$A \rightarrow [(A \text{ nand } A) \text{ nand } B] \text{ nand } [(C \text{ nand } C) \text{ nand } D]$$



$$2. F = \bar{A}\bar{B} + \bar{A} + AB$$

$$\bar{A} + \bar{B} + \bar{A} + AB$$

$$\Rightarrow \bar{A} + \bar{B} + AB$$

$$(A+B) \Rightarrow \bar{A} + \bar{B} \cdot \bar{A}B$$

$$\Rightarrow \bar{A} + \bar{B}$$

$$\bar{A} + \bar{B} (\bar{A} + A)(\bar{A} + B) + \bar{B}$$

$$\bar{A} + B + \bar{B} \Rightarrow \bar{A} + 1 = 1 = 0$$

fallacy

$$\textcircled{3} \quad F = A[B + C(A\bar{B} + A\bar{C})]$$

$$\begin{aligned} & A[B + C(\bar{A}\bar{B}, \bar{A}\bar{C})] \\ & \Rightarrow \bar{A}C(B + \bar{B}) + BC + B \\ & A[\bar{B} + \bar{C}((\bar{A} + \bar{B}), (\bar{A} + C))] \\ & \Rightarrow A[\bar{B} + \bar{C}(\bar{A} + \bar{A}\bar{C} + \bar{A}\bar{B} + \bar{B}\bar{C})] \\ & \Rightarrow A[\bar{B} + \bar{C}(\bar{A} + \bar{B}\bar{C})] \\ & \Rightarrow A\bar{B} + \bar{B}\bar{C} \\ & \Rightarrow A\bar{B} + \bar{B}\bar{C} \end{aligned}$$

$$\begin{aligned} & \Rightarrow (\bar{A} + \bar{C}), (\bar{A}\bar{C} + B) \\ & \Rightarrow (\bar{A} + \bar{C}), (\bar{A}\bar{C} + B) \\ & \oplus \quad A\bar{B} + \bar{A}\bar{C} + B\bar{C} \end{aligned}$$

$$\boxed{\overline{AB}}$$

\textcircled{4} Show that $AB + A\bar{B}\bar{C} + B\bar{C}$ is equal to

$$ABC\bar{D} + ABC\bar{D} + \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}\bar{D}$$

$$\begin{aligned} & AB + A\bar{B}\bar{C} + B\bar{C} \\ & \Rightarrow A(B + \bar{B}\bar{C}) + B\bar{C} \\ & \Rightarrow A(B + B)(B + \bar{C}) + B\bar{C} \\ & \Rightarrow A(B + C) + B\bar{C} \\ & \Rightarrow AB + AC + B\bar{C} \\ & \Rightarrow ABC(B + A\bar{B}) + C\bar{B} + \\ & \quad ABC(C + \bar{C}) + AC + B\bar{C} \\ & \Rightarrow ABC + AB\bar{C} + AC + B\bar{C} \\ & \Rightarrow AC(B + 1) + B\bar{C}(A + 1) \\ & \Rightarrow AC + B\bar{C} \\ & \equiv \end{aligned}$$

$$F = (AB + \bar{A}\bar{B})(C\bar{D} + \bar{C}\bar{D})$$

Best Draw the logic diagram
using only 3 input NAND gates
to implement the following expressions

$$C(\bar{A} + \bar{B}) + B$$

$$\Rightarrow \bar{A}C(B + \bar{B}) + BC + B$$

$$\Rightarrow \bar{B} + C$$

Scanned with CamScanner

$$\frac{\partial}{\partial x} (x^2y_1 + xy_2) - 4y^2 = 0$$

$$\frac{\partial^2}{\partial x^2} (x^2y_1 + xy_2) = 4y^2 = 0$$

\Rightarrow

SOF Standard SOP form Standard PC form
 $F(ABC) = \bar{A}\bar{B} + \bar{B}\bar{C}$ $F(A,B,C) = (\bar{A}+\bar{B})(A+B)$

One term minimum each term \rightarrow minterm

$$M_1 M_2 M_3 = 1111$$

$$F(A,B,C) = \bar{A}\bar{B} + \bar{B}\bar{C}$$

$$= \bar{A}\bar{B}C(\bar{C}+\bar{C}) + \bar{B}C(A+\bar{A})$$

$$= \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} + A\bar{B}C + \bar{A}\bar{B}C$$

$$M_1 + M_2 + M_4 + M_5$$

$$F(A,B,C) = M_1 \oplus M_2 \oplus M_4 \oplus M_5$$


$$F(A,B,C) = (\bar{A}+\bar{B})(A+B)$$

$$= (\bar{A} + \bar{B} + C)(A + B + \bar{C})$$

$$\Rightarrow (\bar{A} + \bar{B} + C)(A + \bar{B} + \bar{C})(A + B + C)$$

$$F(A,B,C) = M_6 \quad M_7 \quad M_8 \quad M_9$$

$$F(A,B,C) = \bar{A}(B \oplus C)$$



Two Variable K-map

A	B	0	1
0	00 ^{m1}	01 ^{m2}	
1	10 ^{m3}	11 ^{m4}	

Three variable K-map

A	B	C	00	01	11	10
0	00 ^{m1}	00 ^{m2}	00 ^{m3}	00 ^{m4}	01 ^{m5}	01 ^{m6}
1	10 ^{m7}	10 ^{m8}	11 ^{m9}	11 ^{m10}	11 ^{m11}	10 ^{m12}

Simplify the Boolean function

$$F(A, B, C) = \Sigma(2, 3, 4, 5)$$

A	B	C	00	01	BC	BC	BC	BC
0	0	0	00	01	00	01	11	10
1	1	1	10	11	10	11	11	10

$$A\bar{B} + \bar{A}B$$

A	B	C	D
0	0001	1110	
1	1111	0000	

$$f(A, B, C, D) = \sum m(0, 1, 2, 4, 5, 6, 8, 13, 14)$$

$$\begin{aligned} & \overline{C} \overline{A} + \overline{B} \overline{D} \\ & + B \overline{C} \overline{D} \end{aligned}$$


AB CD
00 01 11 10

AB\CD	00	01	11	10
00	1	1	1	1
01	1	1	1	1
11	1	1	1	1
10	1	1	1	1

$$\begin{aligned} & C + \overline{A} \overline{D} + \\ & B \overline{D} \end{aligned}$$

$$C + \overline{A} \overline{D} + B \overline{D}$$

$$\overline{C} \cdot \overline{A} \overline{D} \cdot B \overline{D}$$



HW

Implement a function using K-map
 $F = \overline{AB}(2, 8, 9, 10, 11, 12, 14) + AB(1, 3, 5, 7, 13, 15, 16, 17, 18, 19, 20, 21)$
 NOR gate: convert into SOP,



B - Variable K-Map

		BC		DE		A	
		00	01	10	11	00	01
		00	1	1	0	0	0
		01	1	0	1	1	1
		10	0	1	1	0	1
		11	0	0	0	1	0
		10	0	1	0	1	0
		11	1	1	1	1	1

$A = 0$

		BC		DE		A	
		00	01	10	11	00	01
		00	1	1	0	0	0
		01	1	0	1	1	1
		10	0	1	1	0	1
		11	0	0	0	1	0
		10	0	1	0	1	0
		11	1	1	1	1	1

$A = 1$

		BC		DE		A	
		00	01	10	11	00	01
		00	1	1	0	0	0
		01	1	0	1	1	1
		10	0	1	1	0	1
		11	0	0	0	1	0
		10	0	1	0	1	0
		11	1	1	1	1	1

$\overline{B}D$

$\overline{B}C$

$\overline{B}E$

\overline{A}

Implement $0, 1, 4, 5, 6, 13, 14, 15, 22, 24, 25, 28, 29, 30, 31$

C - Variable K-Map

		BC		DE		A	
		00	01	10	11	00	01
		00	1	1	0	0	0
		01	1	0	1	1	1
		10	0	1	1	0	1
		11	0	0	0	1	0
		10	0	1	0	1	0
		11	1	1	1	1	1

\overline{A}

\overline{B}

\overline{C}

\overline{D}

\overline{E}

\overline{A}

\overline{B}

\overline{C}

\overline{D}

$$F = \overline{A}\overline{C}D + BC + \overline{B}\overline{C}E \overline{B}\overline{D}$$

R-N method (Tabular method)

Q Determine the prime implicants of the function $F(w,x,y,z) = \sum m(1,4,6,7,8,9,10,11,15)$

	(a)	(b)	(c)
1	<u>0001</u> ✓	0110(1,9)	<u>001x(8,9,10,11)</u> ✓
7	<u>0100</u> ✓	1001(4,6)	<u>01_0x(8,9,11)</u> ✓
8	<u>1000</u> ✓	1010(8,1)	<u>wx</u>
6	<u>0110</u> ✓	(8,10)	<u>10_0</u> ✓
9	<u>1001</u> ✓	(6,7)	<u>011_</u> ✓
10	<u>1010</u> ✓	(9,11)	<u>10_1</u> ✓
7	<u>0111</u> ✓	(10,11)	<u>101_</u> ✓
11	<u>1011</u> ✓	(7,15)	<u>111_x</u>
15	<u>1111</u>	(11,15)	<u>11_x</u>

$x \rightarrow$ prime implicants

Prime Implicant Table

(7,15) - 111 X

(3,15) 5 11 14 11 14

✓ 16 9 5 6 7 8 9 12 13 15 ✓

X Y Z

X Y Z

X X X X X X X X X X

X Y Z

X Y Z

X X X X X X X X X X

X Y Z

X Y Z

X X X X X X X X X X

X Y Z



X Y Z

M Y + X Y Z

P D + C O + A C + $\bar{A}C$

$$S = A \oplus B \oplus C = (A\bar{B} + \bar{A}B) \oplus C$$

$$S = (\textcircled{1}\textcircled{2}) (\textcircled{3}\textcircled{4})$$



$B \rightarrow \bar{B}$, $A \rightarrow \bar{A}$, $C \rightarrow \bar{C} \Rightarrow S$
and gates $\Rightarrow 2S$
OR gate
 $\Rightarrow 3S$

$$\begin{aligned}
 Q^2 G &= P_0 G_0 + Q_0 \\
 &= A_0 B_0 + (A_0 \oplus B_0) G_0 \\
 &= A_0 B_0 + B_0 G_0
 \end{aligned}$$

$$\underline{P_1} \quad G = \underline{G_1} + \underline{P_1 G_1} = G_1 + P_1 (P_0 G_0 + Q_0)$$

$$\underline{P_2} \quad G_3 = G_2 + P_2 G_2$$

$$\begin{aligned}
 \Rightarrow G_3 &= G_2 + P_2 (G_1 + P_1 P_0 G_0 + P_1 Q_0) \\
 \Rightarrow G_3 &= G_2 + P_2 G_1 + P_2 P_0 G_0 + P_1 P_2 G_0
 \end{aligned}$$

$$G_0 = D^{G_0} G$$

$$G_1 = P_1 D^{G_1} G$$

$$P_1 = D^{P_1} G$$

$$G_2 = D^{G_2} G$$

$$P_2 = D^{P_2} G$$

$$G_0$$

$$P_0 = D^{P_0} G$$


$$Q_0 = D^{Q_0} G$$

$$P_1 = D^{P_1} G$$

$$P_2 = D^{P_2} G$$


$$P_0 = D^{P_0} G$$


$$Y = \overline{S_2} \overline{S_2} S_1 S_0 T_0 + \overline{S_2} \overline{S_1} S_0 \overline{T_1} + \overline{S_2} \overline{S_1} \overline{S_0} \overline{T_2} + \overline{S_2} \overline{S_1} \overline{S_0} \overline{T_3} +$$
$$+ S_2 \overline{S_1} \overline{S_0} \overline{T_4} + S_2 \overline{S_1} S_0 \overline{T_5} + S_2 S_1 \overline{S_0} \overline{T_6} + S_2 S_1 S_0 \overline{T_7}$$





Design 32: 1 multiplier using 2, 1 multipliers and 1 adder





卷之三

100

G - G

- 1 -

卷之三

— 1 —

WALLACE

Use a multiplexer or memory to select input to implement the 3 data

logic for me function $f = \sum_{i=1}^{13} D_i$, 1,3419.

11,14,15

BCP Address

卷之三

卷之三

卷之三

卷之三

4 bit binary code

$$A > B \Rightarrow A\bar{B}$$

$$A \prec B \Rightarrow \bar{A}B$$

$$A = B \Rightarrow A \odot B + AB + \bar{A}\bar{B}$$

$$A \rightarrow A_1 A_0$$

$$B \rightarrow B_1 B_0$$

$$A = A_3 A_2 A_1 A_0$$

$$B = B_3 B_2 B_1 B_0$$

N-bit comparator

② 2-bit comparator

$$A: A_1 A_0$$

$$B: B_1 B_0$$

$$\textcircled{1} \quad A = B$$

$$A_0 = B_0 = x_0 = A_0 B_0 + \bar{A}_0 \bar{B}_0 = A_0 \odot B_0$$

$$A_1 = B_1 \Rightarrow A_1 \odot B_1$$

⇒ x_1, x_0

$$\textcircled{2} \quad A > B$$

$$(A_1 > B_1) \text{ or } [(A_1 = B_1) \text{ and } (A_0 > B_0)]$$

$$A_1 \bar{B}_1 + [(A_1 \odot B_1) \cdot (A_0 \bar{B}_0)]$$

$$\Rightarrow A_1 \bar{B}_1 + x_1 A_0 \bar{B}_0$$

$$\textcircled{3} \quad A \prec B$$

$$\Rightarrow \bar{A} B_1 + x_1 \bar{A} \bar{B}_0$$

4-bit Comparator

$$A : A_3 A_2 A_1 A_0$$

$$B : B_3 B_2 B_1 B_0$$

$$\textcircled{1} \quad A = B \quad a_3 \cdot a_2 \cdot a_1 \cdot a_0 \\ A > B$$

$\rightarrow (A_3 = 1 \text{ and } B_3 = 0) \text{ OR } (A_3 = B_3 \text{ and } A_2 = 1 \text{ and } B_2 = 0)$

$\rightarrow (A_3 = B_3 \text{ and } A_2 = B_2 \text{ and } A_1 = B_1 \text{ and } A_0 = B_0)$


$\rightarrow (A_3 \cdot B_3 \text{ and } A_2 \cdot B_2 \text{ and } A_1 \cdot B_1 \text{ and } A_0 \cdot B_0)$

$$A_3 \bar{B}_3 + x_3 A_2 \bar{B}_2 + x_3 \cdot x_2 \cdot \bar{A}_1 \bar{B}_1 + x_3 \cdot x_2 \cdot x_1 \bar{A}_0 \bar{B}_0$$

$\textcircled{2}$

$$A < B$$

$$\bar{A}_3 B_3 + x_3 \bar{A}_2 B_2 + x_3 \cdot x_2 \cdot \bar{A}_1 B_1 + x_3 \cdot x_2 \cdot x_1 \bar{A}_0 B_0$$



Encoder

Octal to Binary

D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	F ₂	F ₁	F ₀
0	0	0	0	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	0	0
2	0	0	1	0	0	0	0	0	1	0
3	0	0	0	1	0	0	0	0	1	1
4	0	0	0	0	1	0	0	1	0	0
5	0	0	0	0	0	1	0	1	0	1
6	0	0	0	0	0	1	0	1	1	0
7	0	0	0	0	0	0	1	1	1	1

Disadvantages

- ① Only one input can be active at any given time
- ② If all inputs are zero, there is no valid input → two problems are mainly solved in priority encoder.

highest priority least priority

$$F_1 = I_2 + I_3$$

$$F_0 = I_3 + I_1 \bar{I}_2$$


Priority Encoder

The operation of priority encoder is such that if two or more inputs are equal to 1 at the same time then the input having the highest priority will take precedence

D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	F ₂	F ₁	F ₀
0	0	0	0	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	0	0
2	0	0	1	0	0	0	0	0	1	0
3	0	0	0	1	0	0	0	0	1	1
4	0	0	0	0	1	0	0	1	0	0
5	0	0	0	0	0	1	0	1	0	1
6	0	0	0	0	0	1	0	1	1	0
7	0	0	0	0	0	0	1	1	1	1

Priority Encoder

valid bit indicator
0 → no valid bit.




$$F_2 = D_1 + D_3 + D_5 + D_7$$

$$F_1 = D_2 + D_3 + D_6 + D_7$$

$$F_0 = D_4 + D_5 + D_6 + D_7$$

Page No. _____
Date _____

Revise a 4 to 16 line decoder with enabled
input. Using 2 to 8 line decoders.



Hence, F_3 acts as enabler.

Combinational Logic Implementation

$$S(x,y,z) = \Sigma(1,2,4,7)$$

$$L(x,y,z) = \Sigma(3,5,6,7)$$

MSB $\leq B$

$$B_3, B_2, B_1, B_0$$

$$\begin{array}{ccccccc} x & y & z & S & L & C \\ \hline 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 1 & 0 & 1 & 0 & 0 \\ 1 & 0 & 0 & 1 & 0 & 0 \\ 1 & 0 & 1 & 0 & 1 & 0 \\ 1 & 1 & 0 & 0 & 1 & 1 \\ \end{array}$$

$$G_3 = \{8, 9, 10, 11, 12, 13, 14, 15\}$$

$$G_2 = \{4, 5, 6, 7, 8, 9, 10, 11, 13\}$$

$$G_1 = \{2, 3, 4, 5, 10, 11, 12, 13\}$$

$$G_0 = \{1, 2, 3, 4, 9, 10, 13, 14\}$$

Design 4-bit binary to AC converter


Binary / IP

AC op

$$\begin{array}{cccccc} B_3 & B_2 & B_1 & B_0 & G_3 & G_2 \\ 0 & 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 & 0 & 0 \\ 0 & 0 & 1 & 1 & 0 & 1 \\ 0 & 1 & 0 & 0 & 1 & 1 \\ 0 & 1 & 0 & 1 & 1 & 0 \\ 0 & 1 & 1 & 0 & 1 & 0 \\ 0 & 1 & 1 & 1 & 0 & 0 \\ \end{array}$$


Page No. _____
Date _____

Code converters Binary \Rightarrow Gray code



PDL's - Programmable Logic Device

(a) PROM (Programmable Read Only Memory)





(b) PAL (Programmable Array logic.)



(c) PLA (Programmable Logic Array)



To mark input, put a cross.



A₇ A₆ A₅ A₄ A₃ A₂ A₁ A₀

ROM truth table

Input Output

$$8 \text{ KB} = 2^{12}$$

→ 8 bit

$$4 \text{ KB} = 2^{11}$$

→ 4 bit

$$8 \text{ KB} = 2^{13}$$

→ 3 bit

$$1 \text{ MB} = 2^{20}$$

→ 23 bit

$$1 \text{ GB} = 2^{30}$$

→ 30 bit

$$1 \text{ TB} = 2^{33}$$

→ 33 bit

$$1 \text{ PB} = 2^{36}$$

→ 36 bit

$$1 \text{ EB} = 2^{40}$$

→ 40 bit

$$1 \text{ ZB} = 2^{43}$$

→ 43 bit

$$1 \text{ YB} = 2^{46}$$

→ 46 bit

$$1 \text{ XB} = 2^{49}$$

→ 49 bit

$$1 \text{ EB} = 2^{52}$$

→ 52 bit

$$1 \text{ ZB} = 2^{55}$$

→ 55 bit

$$1 \text{ YB} = 2^{58}$$

→ 58 bit

$$1 \text{ XB} = 2^{61}$$

→ 61 bit

$$1 \text{ EB} = 2^{64}$$

→ 64 bit

$$1 \text{ ZB} = 2^{67}$$

→ 67 bit

$$1 \text{ YB} = 2^{70}$$

→ 70 bit

$$1 \text{ XB} = 2^{73}$$

→ 73 bit

$$1 \text{ EB} = 2^{76}$$

→ 76 bit

$$1 \text{ ZB} = 2^{79}$$

→ 79 bit

$$1 \text{ YB} = 2^{82}$$

→ 82 bit

$$1 \text{ XB} = 2^{85}$$

→ 85 bit

$$1 \text{ EB} = 2^{88}$$

→ 88 bit

$$1 \text{ ZB} = 2^{91}$$

→ 91 bit

$$1 \text{ YB} = 2^{94}$$

→ 94 bit

$$1 \text{ XB} = 2^{97}$$

→ 97 bit

$$1 \text{ EB} = 2^{100}$$

→ 100 bit

$$1 \text{ ZB} = 2^{103}$$

→ 103 bit

$$1 \text{ YB} = 2^{106}$$

→ 106 bit

$$1 \text{ XB} = 2^{109}$$

→ 109 bit

$$1 \text{ EB} = 2^{112}$$

→ 112 bit

$$1 \text{ ZB} = 2^{115}$$

→ 115 bit

$$1 \text{ YB} = 2^{118}$$

→ 118 bit

$$1 \text{ XB} = 2^{121}$$

→ 121 bit

$$1 \text{ EB} = 2^{124}$$

→ 124 bit

$$1 \text{ ZB} = 2^{127}$$

→ 127 bit

$$1 \text{ YB} = 2^{130}$$

→ 130 bit

$$1 \text{ XB} = 2^{133}$$

→ 133 bit

$$1 \text{ EB} = 2^{136}$$

→ 136 bit

$$1 \text{ ZB} = 2^{139}$$

→ 139 bit

$$1 \text{ YB} = 2^{142}$$

→ 142 bit

$$1 \text{ XB} = 2^{145}$$

→ 145 bit

$$1 \text{ EB} = 2^{148}$$

→ 148 bit

$$1 \text{ ZB} = 2^{151}$$

→ 151 bit

$$1 \text{ YB} = 2^{154}$$

→ 154 bit

$$1 \text{ XB} = 2^{157}$$

→ 157 bit

$$1 \text{ EB} = 2^{160}$$

→ 160 bit

$$1 \text{ ZB} = 2^{163}$$

→ 163 bit

$$1 \text{ YB} = 2^{166}$$

→ 166 bit

$$1 \text{ XB} = 2^{169}$$

→ 169 bit

$$1 \text{ EB} = 2^{172}$$

→ 172 bit

$$1 \text{ ZB} = 2^{175}$$

→ 175 bit

$$1 \text{ YB} = 2^{178}$$

→ 178 bit

$$1 \text{ XB} = 2^{181}$$

→ 181 bit

$$1 \text{ EB} = 2^{184}$$

→ 184 bit

$$1 \text{ ZB} = 2^{187}$$

→ 187 bit

$$1 \text{ YB} = 2^{190}$$

→ 190 bit

$$1 \text{ XB} = 2^{193}$$

→ 193 bit

$$1 \text{ EB} = 2^{196}$$

→ 196 bit

$$1 \text{ ZB} = 2^{199}$$

→ 199 bit

$$1 \text{ YB} = 2^{202}$$

→ 202 bit

$$1 \text{ XB} = 2^{205}$$

→ 205 bit

$$1 \text{ EB} = 2^{208}$$

→ 208 bit

$$1 \text{ ZB} = 2^{211}$$

→ 211 bit

$$1 \text{ YB} = 2^{214}$$

→ 214 bit

$$1 \text{ XB} = 2^{217}$$

→ 217 bit

$$1 \text{ EB} = 2^{220}$$

→ 220 bit

$$1 \text{ ZB} = 2^{223}$$

→ 223 bit

$$1 \text{ YB} = 2^{226}$$

→ 226 bit

$$1 \text{ XB} = 2^{229}$$

→ 229 bit

$$1 \text{ EB} = 2^{232}$$

→ 232 bit

$$1 \text{ ZB} = 2^{235}$$

→ 235 bit

$$1 \text{ YB} = 2^{238}$$

→ 238 bit

$$1 \text{ XB} = 2^{241}$$

→ 241 bit

$$1 \text{ EB} = 2^{244}$$

→ 244 bit

$$1 \text{ ZB} = 2^{247}$$

→ 247 bit

$$1 \text{ YB} = 2^{250}$$

→ 250 bit

$$1 \text{ XB} = 2^{253}$$

→ 253 bit

$$1 \text{ EB} = 2^{256}$$

→ 256 bit

$$1 \text{ ZB} = 2^{259}$$

→ 259 bit

$$1 \text{ YB} = 2^{262}$$

→ 262 bit

$$1 \text{ XB} = 2^{265}$$

→ 265 bit

$$1 \text{ EB} = 2^{268}$$

→ 268 bit

$$1 \text{ ZB} = 2^{271}$$

→ 271 bit

$$1 \text{ YB} = 2^{274}$$

→ 274 bit

$$1 \text{ XB} = 2^{277}$$

→ 277 bit

$$1 \text{ EB} = 2^{280}$$

→ 280 bit

$$1 \text{ ZB} = 2^{283}$$

→ 283 bit

$$1 \text{ YB} = 2^{286}$$

→ 286 bit

$$1 \text{ XB} = 2^{289}$$

→ 289 bit

$$1 \text{ EB} = 2^{292}$$

→ 292 bit

$$1 \text{ ZB} = 2^{295}$$

→ 295 bit

$$1 \text{ YB} = 2^{298}$$

→ 298 bit

$$1 \text{ XB} = 2^{301}$$

→ 301 bit

$$1 \text{ EB} = 2^{304}$$

→ 304 bit

$$1 \text{ ZB} = 2^{307}$$

→ 307 bit

$$1 \text{ YB} = 2^{310}$$

→ 310 bit

$$1 \text{ XB} = 2^{313}$$

→ 313 bit

$$1 \text{ EB} = 2^{316}$$

→ 316 bit

$$1 \text{ ZB} = 2^{319}$$

→ 319 bit

$$1 \text{ YB} = 2^{322}$$

→ 322 bit

$$1 \text{ XB} = 2^{325}$$

→ 325 bit

$$1 \text{ EB} = 2^{328}$$

→ 328 bit

$$1 \text{ ZB} = 2^{331}$$

→ 331 bit

$$1 \text{ YB} = 2^{334}$$

→ 334 bit

$$1 \text{ XB} = 2^{337}$$

→ 337 bit

$$1 \text{ EB} = 2^{340}$$

→ 340 bit

$$1 \text{ ZB} = 2^{343}$$

→ 343 bit

$$1 \text{ YB} = 2^{346}$$

→ 346 bit

$$1 \text{ XB} = 2^{349}$$

2

3

4

1

1

1

1

$$\begin{array}{cccc} & A \oplus B \oplus C & & \\ 2 & 1 & 1 & 1 \\ 3 & 1 & 1 & 1 \\ 4 & 0 & 0 & 0 \\ & \bar{A} \bar{B} \bar{C} & & \end{array}$$

PAL (Programmable Array logic)

Implement the following boolean function using PAL with 4 inputs and 3 code AND-OR structure and write PAL programming table.

$$F_1(ABCD) = \sum m(2, 12, 13) \quad F_2(ABCD) = \sum m(7, 8, 9, 10, 11, 13, 14, 15)$$

$$F_3(ABCD) = \sum m(0, 2, 3, 4, 5, 6, 7, 8, 10, 11, 15)$$

$$F_4(ABCD) = \sum m(1, 2, 8, 12, 13)$$

AB	00	01	11	10
00		1	1	
01				
11	1	1		
10	1	0		

$$F_1 = \overline{A} \overline{B} \overline{C} \overline{D} + A \overline{B} \overline{C}$$

$$F_4 = \overline{A} \overline{B} C \overline{D} + A B \overline{C} + A \overline{B} C \overline{D} +$$

$$\overline{A} \overline{C} \overline{D} = F_1 + \overline{A} \overline{B} \overline{C} D + \overline{A} \overline{C} \overline{D}$$

$$F_3 = A + B C D$$

$$\overline{F}_3 = \overline{A} B + C D + \overline{B} \overline{D}$$

Synchronous Sequential logic



$$\text{Product Term } f_1 = B + AD + AC$$

$\frac{1}{P}$

$\frac{0}{P}$

$$\begin{array}{c} 00 \ 01 \ 11 \ 10 \\ \boxed{01} \quad \boxed{1} \quad \boxed{1} \quad \boxed{1} \\ 11 \quad \boxed{1} \quad \boxed{1} \quad \boxed{1} \\ 10 \quad \boxed{1} \quad \boxed{1} \quad \boxed{1} \end{array} \quad f_1 = B + AD + AC$$

$\frac{1}{P}$

$\frac{0}{P}$

$$\text{Product Term } f_2 = \overline{B} + \overline{AD} + \overline{AC}$$

$$f_2 = \overline{A}\overline{B}C + \overline{A}\overline{B}\overline{C}$$

latch
and triggered flipflop
n-triggered

$$\text{Product Term } f_3 = \overline{A}B + A\overline{C}$$

$$f_3 = \overline{A}B + A\overline{C}$$

S-R latch with NAND gate

$$\begin{array}{c} 0 \quad 1 \quad 1 \quad 0 \\ 1 \quad 0 \quad 1 \quad 1 \\ 1 \quad 1 \quad 0 \quad 1 \\ 1 \quad 0 \quad 0 \quad 0 \end{array} \quad f_4 = B + AD + AC$$

$$f_4 = B + AD + AC$$

S'	D	R	S	R	State	Reset	Set
1	*	*	1	0	0	X	invalid
1	*	*	1	1	0	1	X invalid
0	*	*	1	0	1	0	1
0	*	*	1	1	0	1	1
0	*	*	0	0	0	0	0
0	*	*	0	1	1	1	1
0	*	*	1	0	1	0	0
0	*	*	1	1	0	0	0
0	*	*	1	0	1	1	0
0	*	*	1	1	1	1	1
0	*	*	0	0	0	0	0
0	*	*	0	1	0	0	0
0	*	*	0	0	1	0	0
0	*	*	0	1	1	0	0
0	*	*	1	0	0	1	0
0	*	*	1	1	0	0	1
0	*	*	1	0	1	0	1
0	*	*	1	1	1	1	1
0	*	*	0	0	0	0	0
0	*	*	0	1	0	0	0
0	*	*	0	0	1	0	0
0	*	*	0	1	1	0	0
0	*	*	1	0	0	1	0
0	*	*	1	1	0	0	1
0	*	*	1	0	1	0	1
0	*	*	1	1	1	1	1
0	*	*	0	0	0	0	0
0	*	*	0	1	0	0	0
0	*	*	0	0	1	0	0
0	*	*	0	1	1	0	0
0	*	*	1	0	0	1	0
0	*	*	1	1	0	0	1
0	*	*	1	0	1	0	1
0	*	*	1	1	1	1	1
0	*	*	0	0	0	0	0
0	*	*	0	1	0	0	0
0	*	*	0	0	1	0	0
0	*	*	0	1	1	0	0
0	*	*	1	0	0	1	0
0	*	*	1	1	0	0	1
0	*	*	1	0	1	0	1
0	*	*	1	1	1	1	1
0	*	*	0	0	0	0	0
0	*	*	0	1	0	0	0
0	*	*	0	0	1	0	0
0	*	*	0	1	1	0	0
0	*	*	1	0	0	1	0
0	*	*	1	1	0	0	1
0	*	*	1	0	1	0	1
0	*	*	1	1	1	1	1
0	*	*	0	0	0	0	0
0	*	*	0	1	0	0	0
0	*	*	0	0	1	0	0
0	*	*	0	1	1	0	0
0	*	*	1	0	0	1	0
0	*	*	1	1	0	0	1
0	*	*	1	0	1	0	1
0	*	*	1	1	1	1	1
0	*	*	0	0	0	0	0
0	*	*	0	1	0	0	0
0	*	*	0	0	1	0	0
0	*	*	0	1	1	0	0
0	*	*	1	0	0	1	0
0	*	*	1	1	0	0	1
0	*	*	1	0	1	0	1
0	*	*	1	1	1	1	1
0	*	*	0	0	0	0	0
0	*	*	0	1	0	0	0
0	*	*	0	0	1	0	0
0	*	*	0	1	1	0	0
0	*	*	1	0	0	1	0
0	*	*	1	1	0	0	1
0	*	*	1	0	1	0	1
0	*	*	1	1	1	1	1
0	*	*	0	0	0	0	0
0	*	*	0	1	0	0	0
0	*	*	0	0	1	0	0
0	*	*	0	1	1	0	0
0	*	*	1	0	0	1	0
0	*	*	1	1	0	0	1
0	*	*	1	0	1	0	1
0	*	*	1	1	1	1	1
0	*	*	0	0	0	0	0
0	*	*	0	1	0	0	0
0	*	*	0	0	1	0	0
0	*	*	0	1	1	0	0
0	*	*	1	0	0	1	0
0	*	*	1	1	0	0	1
0	*	*	1	0	1	0	1
0	*	*	1	1	1	1	1
0	*	*	0	0	0	0	0
0	*	*	0	1	0	0	0
0	*	*	0	0	1	0	0
0	*	*	0	1	1	0	0
0	*	*	1	0	0	1	0
0	*	*	1	1	0	0	1
0	*	*	1	0	1	0	1
0	*	*	1	1	1	1	1
0	*	*	0	0	0	0	0
0	*	*	0	1	0	0	0
0	*	*	0	0	1	0	0
0	*	*	0	1	1	0	0
0	*	*	1	0	0	1	0
0	*	*	1	1	0	0	1
0	*	*	1	0	1	0	1
0	*	*	1	1	1	1	1
0	*	*	0	0	0	0	0
0	*	*	0	1	0	0	0
0	*	*	0	0	1	0	0
0	*	*	0	1	1	0	0
0	*	*	1	0	0	1	0
0	*	*	1	1	0	0	1
0	*	*	1	0	1	0	1
0	*	*	1	1	1	1	1
0	*	*	0	0	0	0	0
0	*	*	0	1	0	0	0
0	*	*	0	0	1	0	0
0	*	*	0	1	1	0	0
0	*	*	1	0	0	1	0
0	*	*	1	1	0	0	1
0	*	*	1	0	1	0	1
0	*	*	1	1	1	1	1
0	*	*	0	0	0	0	0
0	*	*	0	1	0	0	0
0	*	*	0	0	1	0	0
0	*	*	0	1	1	0	0
0	*	*	1	0	0	1	0
0	*	*	1	1	0	0	1
0	*	*	1	0	1	0	1
0	*	*	1	1	1	1	1
0	*	*	0	0	0	0	0
0	*	*	0	1	0	0	0
0	*	*	0	0	1	0	0
0	*	*	0	1	1	0	0
0	*	*	1	0	0	1	0
0	*	*	1	1	0	0	1
0	*	*	1	0	1	0	1
0	*	*	1	1	1	1	1
0	*	*	0	0	0	0	0
0	*	*	0	1	0	0	0
0	*	*	0	0	1	0	0
0	*	*	0	1	1	0	0
0	*	*	1	0	0	1	0
0	*	*	1	1	0	0	1
0	*	*	1	0	1	0	1
0	*	*	1	1	1	1	1
0	*	*	0	0	0	0	0
0	*	*	0	1	0	0	0
0	*	*	0	0	1	0	0
0	*	*	0	1	1	0	0
0	*	*	1	0	0	1	0
0	*	*	1	1	0	0	1
0	*	*	1	0	1	0	1
0	*	*	1	1	1	1	1
0	*	*	0	0	0	0	0
0	*	*	0	1	0	0	0
0	*	*	0	0	1	0	0
0	*	*	0	1	1	0	0
0	*	*	1	0	0	1	0
0	*	*	1	1	0	0	1
0	*	*	1	0	1	0	1
0	*	*	1	1	1	1	1
0	*	*	0	0	0	0	0
0	*	*	0	1	0	0	0
0	*	*	0	0	1	0	0
0	*	*	0	1	1	0	0
0	*	*	1	0	0	1	0
0	*	*	1	1	0	0	1
0	*	*	1	0	1	0	1
0	*	*	1	1	1	1	1
0	*	*	0	0	0	0	0
0	*	*	0	1	0	0	0
0	*	*	0	0	1	0	0
0	*	*	0	1	1	0	0
0	*	*	1	0	0	1	0
0	*	*	1	1	0	0	1
0	*	*	1	0	1	0	1
0	*	*	1	1	1	1	1
0	*	*	0	0	0	0	0
0	*	*	0	1	0	0	0
0	*	*	0	0	1	0	0
0	*	*	0	1	1	0	0
0	*	*	1	0	0	1	0
0	*	*	1	1	0	0	1
0	*	*	1	0	1	0	1
0	*	*	1	1	1	1	1
0	*	*	0	0	0	0	0
0	*	*	0	1	0	0	0
0	*	*	0	0	1	0	0
0	*	*	0	1	1	0	0
0	*	*	1	0	0	1	0
0	*	*	1	1	0	0	1
0	*	*	1	0	1	0	1
0	*	*	1	1	1	1	1
0	*	*	0	0	0	0	0
0	*	*	0	1	0	0	0
0	*	*	0	0	1	0	0
0	*	*	0	1	1	0	0
0	*	*	1	0	0	1	0
0	*	*	1	1	0	0	1
0	*	*	1	0	1	0	1
0	*	*	1				

CK.


↑1 ↑2 ↑3 ↑4 ↑5 ↑6

S.

R.

G

Edge Triggered JK Flipflop



J K Rn S^t State

0 0 0 0 NC 0

0 0 1 1 NC 0

0 1 0 0 Reset 0

0 1 1 0 Set 1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

Excitation Table and Characteristic Equation Of D flip flop

D flip flop A table which lists the present state, next state and the excitation of a flip flop is called its excitation table.

Present State I/P Next State

Q_n	J	K	B_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

Q_n	J	K	B_{n+1}
0	00	01	11 10
1	D	D	01 11

$$B_{n+1} = \overline{J}B_n J + B_n K$$

Characteristic Table Eqn.

$$D \text{ flip flop} - Q_n \quad D \quad Q_{n+1}$$

$$\underline{Q_{n+1} = D}$$

Domestic - width of pulse cannot be controlled.


Registers

→ group of flip-flops with common clock input used for storing binary data.

On basis of config -

- ① Parallel In Parallel Out P.I.P.O
- ② serial in serial out S.I.S.O \Rightarrow shift register
- ③ D I.P.O
- ④ S.I.P.O n bit register - n flip-flops can store n bit word

P.I.P.O →



work

Q₁

Q₂

Q₃

Q₄



CMOS logic (Dynamic)

→ info. is not stored in bus loop, but as change on tiny capacitors.

$0 \rightarrow 1$ charging capacitor → data will be stored on node
 $1 \rightarrow 0$ discharging capacitor

fast access times
 (not and, or, etc.)

Hence they need to be refreshed continuously.



clock/toggle.
 $= 1 \rightarrow 0$.

for requesting

acknowledging →

NOT if UK.



refer to carrier out in next
 clock period when $\text{clk} = 0$

Date _____

Page No. _____
Date _____

agenda. - ① up counters


② donor countess 7-6-5- - - 0

B. bir senye. Yer sahnesi


- we have to check how many clock pulses have passed after D.

0 to 15 - 2⁴ = 16 . 4 flip flops

Type of content



Upper class inclusion *Synchronous*
counts *Counters*




Anguilliformes Lampriformes

off of 1st FF series no connection b/w
work & next-
ff are not clocked FF are clocked
simultaneously
clk. is simple for
more no. of states as no. of states increased
speed is slow speed is high

B	A	B	A	B	A	B	C
0	1	0	1	0	1	0	1
0	0	1	1	0	0	1	1
0	0	0	0	1	1	1	1
1	0	0	0	0	0	0	1
2	0	0	1	1	1	1	1
3	0	1	0	2	2	2	2
4	0	1	1	3	3	3	3
5	1	0	0	4	4	4	4
6	1	0	1	5	5	5	5
7	1	1	0	6	6	6	6
8	1	1	1	7	7	7	7


8 bit down counter design



	combinational	M	B	S
ctrl.	0 0 0	0	0	0

	Bidirectional	0	1	0	1	0	1
M = 0: up converter	↓	0	1	0	1	0	1
M = 1: down converter	↓	0	1	1	0	1	0

$\text{Y} \rightarrow \text{Mg} + \text{Mg}$



2 bit ripple counter = mod-4.

My new "in" = mod-2"; state

Mod-6 using mod-8 counter

— Reset when counter reaches 5

A vertical ladder diagram consisting of seven horizontal rungs connected by vertical legs. The top three rungs are solid black, while the bottom four are dashed.

Bc	Bb	Ba	Bc	Bb	Ba	Bp	Decim
0	0	0	↑	↑	↑	↑	7
0	0	1	1	1	0	6	
0	1	0	1	0	1	5	
0	1	1	1	0	0	4	
1	0	0	0	1	1	3	
1	0	1	0	1	0	2	
1	1	0	0	0	1	1	
1	1	1	0	0	0	0	

upper non counter

3 bit up counter

10

000

001

010

011

110

101

100

011

Decade (BCD) ripple counter

- we edge :- Q: clock : up

\bar{Q} : clock : down.

+ we edge :- Q : clock : down
 \bar{Q} : clock : up

- modm — modn \Rightarrow modm

0000

1001


mod 10

0000

B_D
B_B

A


B_D
B_B
B_A



P.S. N.S.

Page No. _____
Date _____

Ring counter




T _C	T _B	T _A
0	1	1
1	0	0
1	0	1
1	1	0
1	1	0

$$T_C = R_B R_A \quad T_B = R_A \quad T_A = 1$$



Johnson counter



CLK

3 bit Johnson sync. counter.

CLK

no. of states = $2 \times \text{no. of flipflops}$

Q₀ Q₁ Q₂ Q₃

0 0 0 0

1 1 1 1


(1)


DP

$$\begin{aligned} T_C &= \overline{R_B} R_A + N \overline{R_B} \overline{R_A} \\ T_B &= \overline{R_B} R_A + N \overline{R_A} = N \oplus R_A \\ T_A &= 1 \end{aligned}$$


$$N = \overline{R_B}$$

VW





Noise Model



Analyse

- different only in the

Play output is generate

- 3 steps
 1. logic eqn (excitation free str)
 2. State Table - CS, NS
 3. State diagram - pictorial representation
not logic str.

Mealy model :



Noise model :




→ detect sequence of 3 1's (3 or more)

in a string of bits

Synthesis using D flipflop

P.S. Input N.S. Output

P.S.	A	B	X	A	B	Y
0	0	0	0	0	0	0
1	0	0	1	0	1	0
2	0	1	0	0	0	0
3	0	1	1	1	0	0
4	1	0	0	0	0	0
5	1	0	1	1	0	1
6	1	1	0	0	0	0
7	1	1	1	1	1	1



$$\begin{aligned} D_A &= AX + BX \\ D_B &= AX + \bar{B}X \\ Y &= AB \end{aligned}$$

$$J_A = B\bar{X}$$

$$GK_A + BX$$

$$A \quad \begin{array}{|c|c|c|c|} \hline 0 & 0 & 0 & 1 \\ \hline 0 & 0 & 1 & 1 \\ \hline 1 & 1 & 0 & 0 \\ \hline \end{array} \quad \begin{array}{|c|c|c|c|} \hline 0 & 0 & 0 & 1 \\ \hline 0 & 0 & 1 & 1 \\ \hline 1 & 1 & 0 & 0 \\ \hline \end{array} \quad \begin{array}{|c|c|c|c|} \hline 0 & 0 & 0 & 1 \\ \hline 0 & 0 & 1 & 1 \\ \hline 1 & 1 & 0 & 0 \\ \hline \end{array} \quad \begin{array}{|c|c|c|c|} \hline 0 & 0 & 0 & 1 \\ \hline 0 & 0 & 1 & 1 \\ \hline 1 & 1 & 0 & 0 \\ \hline \end{array}$$

$$A \quad \begin{array}{|c|c|c|c|} \hline 0 & 0 & 0 & 1 \\ \hline 0 & 0 & 1 & 1 \\ \hline 1 & 1 & 0 & 0 \\ \hline \end{array} \quad \begin{array}{|c|c|c|c|} \hline 0 & 0 & 0 & 1 \\ \hline 0 & 0 & 1 & 1 \\ \hline 1 & 1 & 0 & 0 \\ \hline \end{array} \quad \begin{array}{|c|c|c|c|} \hline 0 & 0 & 0 & 1 \\ \hline 0 & 0 & 1 & 1 \\ \hline 1 & 1 & 0 & 0 \\ \hline \end{array} \quad \begin{array}{|c|c|c|c|} \hline 0 & 0 & 0 & 1 \\ \hline 0 & 0 & 1 & 1 \\ \hline 1 & 1 & 0 & 0 \\ \hline \end{array}$$

$$D_A = AX + BX$$

$$D_B = AX + \bar{B}X$$

$$Y = AB$$

Page No.	
Date	

Synthesis using JK Flipflop

P.S. Input N.S. Output

JK flipflop inputs

A B X J_A K_A J_B K_B

0 0 0 0 0 0 0 0

0 0 0 1 0 0 0 1

0 0 1 0 1 0 0 0

0 0 1 1 0 1 0 1

0 1 0 0 1 0 1 0

0 1 0 1 1 0 0 1

0 1 1 0 0 1 1 0

0 1 1 1 1 1 1 1

1 0 0 0 0 0 0 0

1 0 0 0 0 1 1 1

1 0 0 0 1 0 0 0

1 0 0 0 1 1 0 1

1 0 0 1 0 0 1 0

1 0 0 1 0 1 1 1

1 0 0 1 1 0 0 0

1 0 0 1 1 1 1 1



1 0 1 0 0 0 0 0

1 0 1 0 0 1 1 1

1 0 1 0 1 0 0 0

1 0 1 0 1 1 0 1

1 0 1 1 0 0 1 0




counter with non binary sequence

A counter with n flipflops may have a binary sequence of less than 2^n states

P.S.	N.S.	flipflop
A B C	A B C	J _A K _A J _B K _B J _C K _C
0 0 0	0 0 0	X _A X _B X _C
1 0 0	0 0 1	0 0 X _A
2 0 1 0	1 0 0 1	X _A X _B X _C 0 X
4 1 0 0	1 0 0 1	X _A 0 0 X _B 1 X
5 1 0 1	1 1 0 1	X _A 0 1 1 X _B X _C 1 X
6 1 1 0	1 0 0 0	X _A 1 X _B 1 0 X

38, 7 → don't care




is treated as logic 0
Another range is treated
as logic 1

for reliable opn. there must be considerations
gap b/w the ranges
→ more margin


Digital value	0	Noise margin	1
	0		
	0.8V		
	2V		
	5V		

Analog value

n-type mosfet



p-type mosfet



- no. of inputs that can be connected to the output of a gate

I_{out}

I_{in}



Power dissipation - $(I_{in}V_{DD})$

\rightarrow sum of power needed by the gate.

$$P = V_{DD} I_{in}$$

\rightarrow current duration

\rightarrow from gate

Voltage drop across
Supply

\rightarrow current duration

Propagation delay -

any transition delay for I/O

length to propagate from input
to output when signal changes its
value

due to finite switching speed of trans. & capacitors


$$t_{PD} = t_{Rise} + t_{Fall} + t_{Setup}$$

t_{Rise}

t_{Fall}


Transistor as switch

NOT
gate



$$V_{CC} - I_C R_C = V_{out}$$

$V_{CC} - I_C R_C = V_{out}$



Saturation

Cutoff

Linear

$$V_{in} - V_{th} \leq V_{out} - V_{th}$$

Vout = Vth

Vout = Vth

Vout = Vth

$$V_{out} = V_{th} \text{ over entire range.}$$

Break point / edge of window (EDC), point where

$$V_{in} = V_{IL}, V_{out} = V_{OL}$$

$$\text{Active } I_B \rightarrow V_{BE} \rightarrow V_{out} \rightarrow I_B = \frac{V_{BE} - V_{BE}}{R_E}$$

$$I_C = \beta I_B$$

$$V_{out} = V_{CC} - \beta R_E (V_{in} - V_{BE})$$

Saturation region -

Edge of saturation - $V_{in} = V_{th}, V_{out} = V_{OL}$

Clocked Sequential Circuits

Page No. _____
Date _____

using T flipflop.

$$T_A = \overline{B_A} B_B x + B_A \overline{B_B} x$$

$$T_B = \overline{B_A} \overline{B_B} x + B_A B_B \overline{x}$$

$$Y = B_A \overline{B_B} x + B_A B_B \overline{x} = B_A \overline{B_B} x$$

- Steps -
- ① State/Timing diagram is given
 - ② Obtain state table
 - ③ Decide states by state reduction method.
 - ④ Do state assignment
 - ⑤ Determine no. of flipflops required
 - ⑥ Decide type of flipflop required
 - ⑦ Drive circuit excitation reqd.
 - ⑧ Obtain expression for output & input
 - ⑨ Implement circuit

Given M.R.A. C. I.O

P.S. N.S. Output
 B_A S_1 B_A B_B $x=0$ $x=1$ $x=0$ $x=1$

B_B S_0 B_A B_B $x=0$ $x=1$ $x=0$ $x=1$

S_0 0 0 1 1 0 1 0 0

S_1 1 1 0 0 0 0 1 1

A 1 1 1 0 1 1 0 0

B 1 1 0 1 0 0 1 0

C 0 0 1 1 1 0 0 1

D 0 1 0 0 0 1 1 0

E 1 0 1 0 0 0 0 1

F 0 1 1 0 0 1 0 0

G 1 0 0 1 1 0 0 1

H 0 1 1 0 0 1 0 0

I 1 0 0 1 0 0 1 0

J 0 1 1 0 0 0 1 0

K 1 0 0 1 1 0 0 1

L 0 1 1 0 0 1 0 0

M 1 0 0 1 0 0 1 0

N 0 1 1 0 0 0 0 1

O 1 0 0 1 1 0 0 1

P 0 1 1 0 0 1 0 0

Q 1 0 0 1 0 0 1 0

R 0 1 1 0 0 0 0 1

S 1 0 0 1 1 0 0 1

T 0 1 1 0 0 1 0 0

U 1 0 0 1 0 0 1 0

V 0 1 1 0 0 0 0 1

W 1 0 0 1 1 0 0 1

X 0 1 1 0 0 1 0 0

Y 1 0 0 1 0 0 1 0

Z 0 1 1 0 0 0 0 1

A' 1 0 0 1 1 0 0 1

B' 0 1 1 0 0 1 0 0

C' 1 0 0 1 0 0 1 0

D' 0 1 1 0 0 0 0 1

E' 1 0 0 1 1 0 0 1

F' 0 1 1 0 0 1 0 0

G' 1 0 0 1 0 0 1 0

H' 0 1 1 0 0 0 0 1

I' 1 0 0 1 1 0 0 1

J' 0 1 1 0 0 1 0 0

K' 1 0 0 1 0 0 1 0

L' 0 1 1 0 0 0 0 1

M' 1 0 0 1 1 0 0 1

N' 0 1 1 0 0 1 0 0

O' 1 0 0 1 0 0 1 0

P' 0 1 1 0 0 0 0 1

Q' 1 0 0 1 1 0 0 1

R' 0 1 1 0 0 1 0 0

S' 1 0 0 1 0 0 1 0

T' 0 1 1 0 0 0 0 1

U' 1 0 0 1 1 0 0 1

V' 0 1 1 0 0 1 0 0

W' 1 0 0 1 0 0 1 0

X' 0 1 1 0 0 0 0 1

Y' 1 0 0 1 1 0 0 1

Z' 0 1 1 0 0 1 0 0

A'' 1 0 0 1 0 0 1 0

B'' 0 1 1 0 0 0 0 1

C'' 1 0 0 1 1 0 0 1

D'' 0 1 1 0 0 1 0 0

E'' 1 0 0 1 0 0 1 0

F'' 0 1 1 0 0 0 0 1

G'' 1 0 0 1 1 0 0 1

H'' 0 1 1 0 0 1 0 0

I'' 1 0 0 1 0 0 1 0

J'' 0 1 1 0 0 0 0 1

K'' 1 0 0 1 1 0 0 1

L'' 0 1 1 0 0 1 0 0

M'' 1 0 0 1 0 0 1 0

N'' 0 1 1 0 0 0 0 1

O'' 1 0 0 1 1 0 0 1

P'' 0 1 1 0 0 1 0 0

Q'' 1 0 0 1 0 0 1 0

R'' 0 1 1 0 0 0 0 1

S'' 1 0 0 1 1 0 0 1

T'' 0 1 1 0 0 1 0 0

U'' 1 0 0 1 0 0 1 0

V'' 0 1 1 0 0 0 0 1

W'' 1 0 0 1 1 0 0 1

X'' 0 1 1 0 0 1 0 0

Y'' 1 0 0 1 0 0 1 0

Z'' 0 1 1 0 0 0 0 1

A''' 1 0 0 1 0 0 1 0

B''' 0 1 1 0 0 0 0 1

C''' 1 0 0 1 1 0 0 1

D''' 0 1 1 0 0 1 0 0

E''' 1 0 0 1 0 0 1 0

F''' 0 1 1 0 0 0 0 1

G''' 1 0 0 1 1 0 0 1

H''' 0 1 1 0 0 1 0 0

I''' 1 0 0 1 0 0 1 0

J''' 0 1 1 0 0 0 0 1

K''' 1 0 0 1 1 0 0 1

L''' 0 1 1 0 0 1 0 0

M''' 1 0 0 1 0 0 1 0

N''' 0 1 1 0 0 0 0 1

O''' 1 0 0 1 1 0 0 1

P''' 0 1 1 0 0 1 0 0

Q''' 1 0 0 1 0 0 1 0

R''' 0 1 1 0 0 0 0 1

S''' 1 0 0 1 1 0 0 1

T''' 0 1 1 0 0 1 0 0

U''' 1 0 0 1 0 0 1 0

V''' 0 1 1 0 0 0 0 1

W''' 1 0 0 1 1 0 0 1

X''' 0 1 1 0 0 1 0 0

Y''' 1 0 0 1 0 0 1 0

Z''' 0 1 1 0 0 0 0 1

A'''' 1 0 0 1 0 0 1 0

B'''' 0 1 1 0 0 0 0 1

C'''' 1 0 0 1 1 0 0 1

D'''' 0 1 1 0 0 1 0 0

E'''' 1 0 0 1 0 0 1 0

F'''' 0 1 1 0 0 0 0 1

G'''' 1 0 0 1 1 0 0 1

H'''' 0 1 1 0 0 1 0 0

I'''' 1 0 0 1 0 0 1 0

J'''' 0 1 1 0 0 0 0 1

K'''' 1 0 0 1 1 0 0 1

L'''' 0 1 1 0 0 1 0 0

M'''' 1 0 0 1 0 0 1 0

N'''' 0 1 1 0 0 0 0 1

O'''' 1 0 0 1 1 0 0 1

P'''' 0 1 1 0 0 1 0 0

Q'''' 1 0 0 1 0 0 1 0

R'''' 0 1 1 0 0 0 0 1

S'''' 1 0 0 1 1 0 0 1

T'''' 0 1 1 0 0 1 0 0

U'''' 1 0 0 1 0 0 1 0

V'''' 0 1 1 0 0 0 0 1

W'''' 1 0 0 1 1 0 0 1

X'''' 0 1 1 0 0 1 0 0

Y'''' 1 0 0 1 0 0 1 0

Z'''' 0 1 1 0 0 0 0 1

Sequence detector - 010

$S_0 = 00$

$S_1 = 01$

$S_2 = 10$

Binary assign -

Method

3 or more consecutive 1's

$x = 00111011110$

$y = 00001000110$ (overlapping)

$y = 00001000100$ (no overlapping)

So correct state S_1 S_2 S_3

Has皱纹

So a recp - 1 1 1 - - -

$S_1 = 1 \quad 1 \quad 1 \quad 1 \quad - \quad - \quad -$

$S_2 = 1 \quad 1 \quad 1 \quad 1 \quad 1 \quad - \quad - \quad -$


$S_3 = 1 \quad 1 \quad 1 \quad 1 \quad 1 \quad 1 \quad - \quad - \quad -$

$S_0 = 00$

$S_1 = 01$

$S_2 = 10$

$S_3 = 11$



P.S.

$$\begin{matrix} Q_A & Q_B & x & Q_A' & Q_B' & y \\ 0 & 0 & 0 & 0 & 0 & 0 \end{matrix}$$

$$\begin{matrix} 0 & 1 & 0 & 0 & 1 & 0 \\ 0 & 1 & 1 & 1 & 0 & 0 \end{matrix}$$

$$\begin{matrix} 1 & 0 & 0 & 0 & 0 & 0 \\ 1 & 0 & 1 & 1 & 1 & 1 \end{matrix}$$

$$\begin{matrix} 1 & 1 & 0 & 0 & 0 & 0 \\ 1 & 1 & 1 & 1 & 1 & 1 \end{matrix}$$

$$\begin{matrix} 1 & 1 & 1 & 1 & 1 & 1 \\ 1 & 1 & 1 & 1 & 1 & 1 \end{matrix}$$

$$\begin{matrix} 1 & 1 & 1 & 1 & 1 & 1 \\ 1 & 1 & 1 & 1 & 1 & 1 \end{matrix}$$

D flip flop - N.S. - D

$$D_A = Q_A'$$

$$D_B = Q_B'$$

$$Q_A = \overline{Q_A} \oplus D_A$$

$$Q_B = \overline{Q_B} \oplus D_B$$

$$Q_A' = \overline{Q_A} \oplus Q_A X$$

$$Q_B' = \overline{Q_B} \oplus Q_B X$$

$$Q_A^+ = Q_B X + Q_A X \quad Q_B^+ = Q_B X + Q_A X$$

clk.

$$\begin{matrix} Q_3 & Q_2 & Q_1 & Q_0 \\ 0 & 0 & 0 & 0 \end{matrix}$$

clk.

$$\begin{matrix} Q_3 & Q_2 & Q_1 & Q_0 \\ 1 & 0 & 0 & 0 \end{matrix}$$

clk.

$$\begin{matrix} Q_3 & Q_2 & Q_1 & Q_0 \\ 1 & 1 & 0 & 0 \end{matrix}$$

clk.

$$\begin{matrix} Q_3 & Q_2 & Q_1 & Q_0 \\ 1 & 1 & 1 & 0 \end{matrix}$$

clk.

$$\begin{matrix} Q_3 & Q_2 & Q_1 & Q_0 \\ 1 & 1 & 1 & 1 \end{matrix}$$

clk.

$$\begin{matrix} Q_3 & Q_2 & Q_1 & Q_0 \\ 1 & 1 & 1 & 1 \end{matrix}$$

clk.

$$\begin{matrix} Q_3 & Q_2 & Q_1 & Q_0 \\ 1 & 1 & 1 & 1 \end{matrix}$$

clk.

$$\begin{matrix} Q_3 & Q_2 & Q_1 & Q_0 \\ 1 & 1 & 1 & 1 \end{matrix}$$

clk.

$$\begin{matrix} Q_3 & Q_2 & Q_1 & Q_0 \\ 1 & 1 & 1 & 1 \end{matrix}$$

clk.

$$\begin{matrix} Q_3 & Q_2 & Q_1 & Q_0 \\ 1 & 1 & 1 & 1 \end{matrix}$$

clk.

$$\begin{matrix} Q_3 & Q_2 & Q_1 & Q_0 \\ 1 & 1 & 1 & 1 \end{matrix}$$

