Design and simulate digital logic circuits of varying complexity.
C Vala Shell Makefile
Switch branches/tags
Nothing to show
Clone or download
Fetching latest commit…
Cannot retrieve the latest commit at this time.
Permalink
Failed to load latest commit information.
ccode
man/man1
resources
resources_tar
vala
.gitignore
AUTHORS
COPYING
ChangeLog
INSTALL
Makefile.am
Makefile.in
NEWS
README.md
aclocal.m4
autoscan-2.68.log
config.guess
config.h.in
config.sub
configure
configure.ac
depcomp
description-pak
install-sh
ltmain.sh
missing
stamp-h1

README.md

SmartSim

SmartSim is a digital logic circuit design and simulation package.

Features

  • Designing circuits using your own custom components.
  • Simulating circuits interactively, with the ability to explore inside custom components.
  • Creating logic timing diagrams from simulations.
  • Create circuits with loadable and saveable RAM/ROM.
  • Exporting your design or timing diagram to PNG, PDF, and SVG.
  • Plug-in components for expanding circuit capabilities.

Website: http://www.smartsim.org.uk/

Maintainer: ashleynewson@smartsim.org.uk