Skip to content
This repository

Design and simulate digital logic circuits of varying complexity.

branch: master
Octocat-spinner-32 ccode Fixed customiser selectedPin assertion. Updated to version 1.4 November 22, 2013
Octocat-spinner-32 man Added man page. November 14, 2013
Octocat-spinner-32 resources Fixed graphic loader. Added customiser scroll and zoom. November 14, 2013
Octocat-spinner-32 resources_tar Enhanced graphics - tar updated. September 20, 2013
Octocat-spinner-32 vala Fixed customiser selectedPin assertion. Updated to version 1.4 November 22, 2013
Octocat-spinner-32 .gitignore Autotools clean-up. September 20, 2013
Octocat-spinner-32 AUTHORS SmartSim Public Release August 21, 2012
Octocat-spinner-32 COPYING SmartSim Public Release August 21, 2012
Octocat-spinner-32 ChangeLog SmartSim Public Release August 21, 2012
Octocat-spinner-32 INSTALL SmartSim Public Release August 21, 2012
Octocat-spinner-32 Makefile.am C code updated. September 16, 2013
Octocat-spinner-32 Makefile.in C code updated. September 16, 2013
Octocat-spinner-32 NEWS SmartSim Public Release August 21, 2012
Octocat-spinner-32 README SmartSim Public Release August 21, 2012
Octocat-spinner-32 aclocal.m4 Fixed customiser selectedPin assertion. Updated to version 1.4 November 22, 2013
Octocat-spinner-32 autoscan-2.68.log SmartSim Public Release August 21, 2012
Octocat-spinner-32 config.h.in SmartSim Public Release August 21, 2012
Octocat-spinner-32 configure Fixed customiser selectedPin assertion. Updated to version 1.4 November 22, 2013
Octocat-spinner-32 configure.ac Fixed customiser selectedPin assertion. Updated to version 1.4 November 22, 2013
Octocat-spinner-32 depcomp SmartSim Public Release August 21, 2012
Octocat-spinner-32 description-pak SmartSim Public Release August 21, 2012
Octocat-spinner-32 install-sh SmartSim Public Release August 21, 2012
Octocat-spinner-32 missing SmartSim Public Release August 21, 2012
Octocat-spinner-32 stamp-h1 SmartSim Public Release August 21, 2012
README
SmartSim

SmartSim is digital logic circuit design and simulation package.
Some of SmartSim's features include:
	* Designing circuits using your own custom components.
	* Simulating circuits interactively, with the ability to explore
	  inside custom components.
	* Creating logic timing diagrams from simulations.
	* Create circuits with loadable and saveable RAM/ROM.
	* Exporting your design or timing diagram to PNG, PDF, and SVG.

SmartSim website:

	http://www.smartsim.org.uk/
	
Contact Maintainer:
	
	ashleynewson@smartsim.org.uk
	

Something went wrong with that request. Please try again.