Skip to content

HTTPS clone URL

Subversion checkout URL

You can clone with
or
.
Download ZIP
Design and simulate digital logic circuits of varying complexity.
C Vala Shell
branch: master
Failed to load latest commit information.
ccode Disabled live scroll update and shadowing of components by default.
man/man1 Added man page.
resources Updated with autotools
resources_tar Work towards making plugins buildable with autotools
vala Disabled live scroll update and shadowing of components by default.
.gitignore Added plugin resources
AUTHORS SmartSim Public Release
COPYING SmartSim Public Release
ChangeLog SmartSim Public Release
INSTALL SmartSim Public Release
Makefile.am Obsoleted tar install method. Plugins installation progress.
Makefile.in Fixed build issue with readme.
NEWS SmartSim Public Release
README.md Renamed readme to readme.md
aclocal.m4 Work towards making plugins buildable with autotools
autoscan-2.68.log SmartSim Public Release
config.guess Dereferenced links
config.h.in Work towards making plugins buildable with autotools
config.sub Dereferenced links
configure Obsoleted tar install method. Plugins installation progress.
configure.ac Fixed build issue with readme.
depcomp SmartSim Public Release
description-pak SmartSim Public Release
install-sh SmartSim Public Release
ltmain.sh Work towards making plugins buildable with autotools
missing SmartSim Public Release
stamp-h1 SmartSim Public Release

README.md

SmartSim

SmartSim is a digital logic circuit design and simulation package.

Features

  • Designing circuits using your own custom components.
  • Simulating circuits interactively, with the ability to explore inside custom components.
  • Creating logic timing diagrams from simulations.
  • Create circuits with loadable and saveable RAM/ROM.
  • Exporting your design or timing diagram to PNG, PDF, and SVG.
  • Plug-in components for expanding circuit capabilities.

Website: http://www.smartsim.org.uk/

Maintainer: ashleynewson@smartsim.org.uk

Something went wrong with that request. Please try again.