-
Notifications
You must be signed in to change notification settings - Fork 144
/
max_components.vhd
70 lines (59 loc) · 2.72 KB
/
max_components.vhd
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
-- Copyright (C) 1991-2011 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions
-- and other software and tools, and its AMPP partner logic
-- functions, and any output files from any of the foregoing
-- (including device programming or simulation files), and any
-- associated documentation or information are expressly subject
-- to the terms and conditions of the Altera Program License
-- Subscription Agreement, Altera MegaCore Function License
-- Agreement, or other applicable license agreement, including,
-- without limitation, that your use is for the sole purpose of
-- programming logic devices manufactured by Altera and sold by
-- Altera or its authorized distributors. Please refer to the
-- applicable agreement for further details.
-- Quartus II 11.0 Build 157 04/27/2011
LIBRARY IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.VITAL_Timing.all;
use work.max_atom_pack.all;
package MAX_COMPONENTS is
component max_mcell
generic ( operation_mode : string := "normal";
output_mode : string := "comb";
register_mode : string := "dff";
pexp_mode : string := "off";
power_up : string := "low");
port ( pterm0 : in std_logic_vector(51 downto 0) := (OTHERS => '1');
pterm1 : in std_logic_vector(51 downto 0) := (OTHERS => '1');
pterm2 : in std_logic_vector(51 downto 0) := (OTHERS => '1');
pterm3 : in std_logic_vector(51 downto 0) := (OTHERS => '1');
pterm4 : in std_logic_vector(51 downto 0) := (OTHERS => '1');
pterm5 : in std_logic_vector(51 downto 0) := (OTHERS => '1');
pclk : in std_logic_vector(51 downto 0) := (OTHERS => '1');
pena : in std_logic_vector(51 downto 0) := (OTHERS => '1');
paclr : in std_logic_vector(51 downto 0) := (OTHERS => '1');
papre : in std_logic_vector(51 downto 0) := (OTHERS => '1');
pxor : in std_logic_vector(51 downto 0) := (OTHERS => '1');
pexpin : in std_logic := '0';
clk : in std_logic := '0';
fpin : in std_logic := '1';
aclr : in std_logic := '0';
dataout : out std_logic;
pexpout : out std_logic );
end component;
component max_io
generic ( operation_mode : string := "input";
open_drain_output :string := "false";
bus_hold : string := "false";
weak_pull_up : string := "false");
port ( datain : in std_logic := '0';
oe : in std_logic := '1';
devoe : in std_logic := '0';
dataout : out std_logic;
padio : inout std_logic);
end component;
component max_sexp
port ( datain : in std_logic_vector(51 downto 0) := (OTHERS => '1');
dataout : out std_logic);
end component;
end max_components;