-
Notifications
You must be signed in to change notification settings - Fork 10
License
asinghani/18224-tapeout-template
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
Name | Name | Last commit message | Last commit date | |
---|---|---|---|---|
Repository files navigation
18-224 S24 Tapeout Template ------------------- - Add your verilog source files to `source_files` in `info.yaml` - The top level of your chip should remain in `chip.sv` and be named `my_chip` - Optionally add other details about your project to `info.yaml` as well (this is only for GitHub - your final project submission will involve submitting these in a different format) - Do NOT make any edits to `toplevel_chip.v` - Do NOT edit `config.tcl` or `pin_order.cfg` - Your design must synthesize at 30MHz but you can run it at any arbitrarily-slow frequency (including single-stepping the clock) on the manufactured chip - If your design must run at an exact frequency, it is safest to choose a lower frequency (i.e. 5MHz) - If you would like your design to be tested after integration, please provide a plaintext file in your repo with detailed instructions on how to test your design (along with any necessary scripts, testbenches, or automation)
About
No description, website, or topics provided.
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published