

200 mA low quiescent current and low noise LDO





SOT23-5L

SOT89





SOT323-5L

DFN6-1.2x1.3

Features

- Input voltage from 2.5 to 13.2 V
- Very low-dropout voltage (100 mV typ. @ 100 mA load)
- Low quiescent current (typ. 55 μA, 1 μA in off mode)
- Low noise
- Output voltage tolerance: ± 2.0% @ 25 °C
- 200 mA guaranteed output current
- Wide range of output voltages available on request: fixed from 1.2 V to 12 V with 100 mV step and adjustable
- · Logic-controlled electronic shutdown
- · Output discharge function
- Compatible with ceramic capacitor $C_{OUT} = 1 \mu F$
- · Internal current and thermal limit
- Available in SOT23-5L, SOT323-5L, SOT-89 and DFN6-1.2x1.3 packages
- Temperature range: -40 °C to 125 °C

Applications

- Battery-powered equipment
- TV
- Set-top box
- · PC and laptop
- Industrial

Description

The LDK220 is a low drop voltage regulator, which provides a maximum output current of 200 mA from an input voltage in the range of 2.5 V to 13.2 V, with a typical dropout voltage of 100 mV.

A ceramic capacitor stabilizes it on the output.

The very low drop voltage, low quiescent current and low noise make it suitable for battery-powered applications.

The enable logic control function puts the LDK220 in shutdown mode allowing a total current consumption lower than 1 μA .

The device also includes a short-circuit constant current limiting and thermal protection.

Maturity status link

LDK220



1 Diagram

Bias generator

Enable


Bandgap reference

Current limit

(*)

Figure 1. Block diagram (fixed version)

Figure 2. Block diagram (adjustable version)



(*) The device embeds autodischarge function (active when Enable in low). To avoid damages to the discharge function, we discourage to apply any external voltage to V_{OUT} pin when Enable pin is low.

DS10219 - Rev 7 page 2/32



Pin configuration

Figure 3. Pin connections (top view)




Table 1. Pin description (SOT23-5L, SOT323-5L)

Pin n°	Symbol	Function
1	IN	Input voltage of the LDO
2	GND	Common ground
3	EN	Enable pin logic input: low = shutdown, high = active.
Ŭ.	LIV	EN cannot be left floating.
4	ADJ/NC	Adjustable pin on ADJ version, not connected on fixed version
5	OUT	Output voltage of the LDO

Table 2. Pin description (DFN6)

Pin n°	Symbol	Function
1	OUT	Output voltage of the LDO
2	N/C	Not connected
3	ADJ/NC	Adjustable pin on ADJ version, not connected in fixed version
4	EN	Enable pin logic input: low = shutdown, high = active EN cannot be left floating.
5	GND	Common ground
6	IN	Input voltage of the LDO

Table 3. Pin description (SOT-89)

Pin n° ⁽¹⁾	Symbol	Function
1	OUT	Output voltage of the LDO
2	GND	Common ground
3	IN	Input voltage of the LDO


^{1.} Adjustable version and enable pin are not available on the SOT-89 package.

DS10219 - Rev 7 page 3/32



3 Typical application

Figure 4. Typical application circuits



R1, R2 must be selected to make $\rm I_{ADJ}^{}$ max negligible

Note: Adjustable version and enable pin are not available on the SOT-89 package.

DS10219 - Rev 7 page 4/32



4 Maximum ratings

Table 4. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{IN}	DC input voltage	- 0.3 to 14	V
V _{OUT}	DC output voltage	- 0.3 to VI + 0.3	V
V _{EN}	Enable input voltage	- 0.3 to VI + 0.3	V
V_{ADJ}	ADJ pin voltage	- 0.3 to 2	V
Гоит	Output current	Internally limited	mA
P _D ⁽¹⁾	Power dissipation	500	mW
T _{STG}	Storage temperature range	- 65 to 150	°C
T _{OP}	Operating junction temperature range	- 40 to 125	°C

^{1.} Maximum power dissipation has to be calculated taking into account the package thermal performance.

Note:

Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. All values are referred to GND.

Table 5. Thermal data

Symbol	Parameter	SOT23-5L	SOT323-5L	SOT-89	DFN-6	Unit
R _{thJA}	Thermal resistance junction- ambient	160	246	110	237	°C/W
R _{thJC}	Thermal resistance junction-case	68	134	15	104	°C/W

Note: JESD 51, 4 LAYERS 2S2P.

DS10219 - Rev 7 page 5/32



5 Electrical characteristics

Table 6. LDK220 electrical characteristics for fixed output version. T_J = 25 °C, V_{IN} = $V_{OUT(NOM)}$ + 1 V, C_{IN} = C_{OUT} = 1 μ F, I_{OUT} = 1 mA, V_{EN} = V_{IN} , unless otherwise specified.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{IN}	Operating input voltage		2.5		13.2	V
\/	V cooursey	I _{OUT} = 1 mA, T _J = 25 °C	-2		2	%
V _{OUT}	V _{OUT} accuracy	I _{OUT} = 1 mA, -40 °C < T _J < 125 °C	-3		3	%
ΔV_{OUT}	Static line regulation	V _{OUT} + 1 V ≤ V _{IN} ≤ 13.2 V, I _{OUT} = 1 mA		0.001	0.05	%/V
ΔV_{OUT}	Static load regulation	I _{OUT} = 1 mA to 200 mA		0.001	0.003	%/mA
		I _{OUT} = 100 mA, V _{OUT} = 3.3 V		100		
V_{DROP}	Dropout voltage (1)	I_{OUT} = 200 mA, V_{OUT} = 3.3 V 40 °C < T _J < 125 °C		200	350	mV
e _N	Output noise voltage	10 Hz to 100 kHz, I _{OUT} = 10 mA		20		μV _{RMS} /V
SVR	Supply voltage	$V_{IN} = V_{OUTNOM} + 0.5 \text{ V+/-}V_{RIPPLE}$ $V_{RIPPLE} = 0.1 \text{ V}$ frequency = 120 Hz to 1 kHz $I_{OUT} = 10 \text{ mA}$		55		dB
	rejection	$V_{IN} = V_{OUTNOM} + 0.5 \text{ V+/-}V_{RIPPLE} I_{OUT} =$ 10 mA $V_{RIPPLE} = 0.1 \text{ V}$ frequency = 10 kHz		50		
		$V_{IN} = V_{OUT} + 1 V$ $I_{OUT} = 0 \text{ mA,-}40 \text{ °C} < T_{J} < 125 \text{ °C}$		55	90	
IQ	Quiescent current	V_{OUT} +1 V ≤ V_{IN} ≤ 13.2 V ⁽²⁾ I_{OUT} = 200 mA,-40 °C < T_{J} < 125 °C		60	100	μА
		V_{IN} input current in off mode: V_{EN} = GND, T_J = 25 °C		0.1	1	
I _{SC}	Short-circuit current (2)	R _L = 0		400		mA
V _{EN}	Enable input logic low	V_{1N} = 2.5 V to 13.2 V, -40 °C < T _J < 125 °C			0.4	W
VEN	Enable input logic high	V_{IN} = 2.5 V to 13.2 V, -40 °C < T _J < 125 °C	1.2		V	
I _{EN}	Enable pin input current	V _{EN} = V _{IN}		0.1	100	nA
Rdis	Discharger resistor	V _{EN} = 0		18		Ω
T _{SHDN}	Thermal shutdown			160		°C
, SUDIN	Hysteresis			20		
C _{OUT}	Output capacitor	Capacitance (see Section 6 Typical characteristics)	1		22	μF

^{1.} Dropout voltage is the input-to-output voltage difference at which the output voltage is 100 mV below its nominal value.

DS10219 - Rev 7 page 6/32

^{2.} The maximum current has to be limited according to the maximum power dissipation.



Table 7. LDK220 electrical characteristics for adjustable version. T_J = 25 °C, V_{IN} = $V_{OUT(NOM)}$ + 1 V, C_{IN} = C_{OUT} = 1 μ F, I_{OUT} = 1 mA, V_{EN} = V_{IN} , unless otherwise specified.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
V _{IN}	Operating input voltage		2.5		13.2	V	
	Adjustable voltage	T _J = 25 °C		1.185		V	
V _{ADJ}	Adjustable voltage	T _J = 25 °C	-2		+2	0/	
	accuracy	40 °C < T _J < 125 °C	-3		+3	%	
ΔV _{OUT}	Static line regulation	V _{OUT} +1 V ≤ V _{IN} ≤ 13.2 V I _{OUT} =1 mA		0.001	0.05	%/V	
ΔV _{OUT}	Static load regulation	I _{OUT} = 1 mA to 200 mA		0.0002	0.003	%/mA	
		I _{OUT} = 100 mA, V _{OUT} = 3.3 V		100			
V _{DROP}	Dropout voltage (1)	I _{OUT} = 200 mA, V _{OUT} = 3.3 V 40 °C < T _J < 125 °C		200	350	mV	
e _N	Output noise voltage	10 Hz to 100 kHz, I _{OUT} = 10 mA		100		μV _{RMS} /V	
I _{ADJ}	Adjust pin current				1	μA	
SVR	Supply voltage rejection	V_{IN} = V_{OUTNOM} + 0.5 V+/- V_{RIPPLE} V_{RIPPLE} = 0.1 V frequency = 120 Hz to1 kHz, I_{OUT} = 10 mA		60		dB	
		V_{RIPPLE} = 0.1 V V_{IN} = V_{OUTNOM} +0.5 V+/- V_{RIPPLE} frequency = 10 kHz, I_{OUT} = 10 mA		45			
		V_{OUT} +1 V \leq V _{IN} \leq 13.2 V I _{OUT} = 0 mA, -40 °C $<$ T _J $<$ 125 °C		55	90	μА	
IQ	Quiescent current	V_{OUT} +1 V ≤ V_{IN} ≤ 13.2 V I_{OUT} = 200 mA,-40 °C < T_{J} < 125 °C $^{(2)}$		60	100		
		V_{IN} input current in off mode: V_{EN} = GND, T_J = 25 °C		0.1	1		
I _{SC}	Short-circuit current (2)	R _L = 0		400		mA	
\/	Enable input logic low	V _{IN} = 2.5 V to 13.2 V -40 °C < T _J < 125 °C			0.4		
V _{EN}	Enable input logic high	V _{IN} = 2.5 V to 13.2 V -40 °C < T _J < 125 °C	1.2			V	
I _{EN}	Enable pin input current	$V_{EN} = V_{IN}$		0.1	100	nA	
Tourse	Thermal shutdown			160		°C	
T _{SHDN}	Hysteresis			20		C	
C _{OUT}	Output capacitor	Capacitance (see Section 6 Typical characteristics)	1		22	μF	

^{1.} Dropout voltage is the input-to-output voltage difference at which the output voltage is 100 mV below its nominal value.

DS10219 - Rev 7 page 7/32

^{2.} The maximum current has to be limited according to the maximum power dissipation.



6 Typical performance characteristics

 $(C_{IN} = C_{OUT} = 1 \mu F, V_{EN} \text{ to } V_{IN})$







Figure 6. Output voltage vs. temperature (V_{OUT} = V_{ADJ}, I_{OUT} = 200 mA)

1.3
1.28
1.26
1.24
2.122
2.122
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124
2.124

Figure 7. Output voltage vs. temperature (V_{OUT} = 3.3 V, I_{OUT} = 1 mA)







DS10219 - Rev 7 page 8/32










Figure 12. Load regulation vs. temperature (V_{OUT} = 3.3 V)

| V_{OUT} = 3.3 V, I_{OUT} = 1 mA to 200 mA









DS10219 - Rev 7 page 9/32






Figure 18. Off-state current vs. temperature

Figure 19. SVR vs. frequency (V_{OUT} = 3.3 V)

80

70

60


100


1000

Frequency [Hz]

V_{IN} = 3.7 V +/-100 mV, V_{OUT} = 3.3 V, C_{OUT} = 1 µF

Temperature [°C]







DS10219 - Rev 7 page 10/32



Figure 23. Startup with enable (V_{OUT} = 3.3 V)




Figure 24. Startup with enable ($V_{OUT} = V_{ADJ}$)




Figure 25. Turn-on time (V_{OUT} = 3.3 V)




Figure 26. Turn-on time $(V_{OUT} = V_{ADJ})$




Figure 27. Line transient (V_{OUT} = 3.3 V)





Figure 28. Line transient ($V_{OUT} = V_{ADJ}$)



DS10219 - Rev 7 page 11/32



Figure 29. Load transient (V_{OUT} = 3.3 V)





Figure 30. Load transient ($V_{OUT} = V_{ADJ}$)



V_{IN} = V_{EN} = 4.3 V, I_{OUT} = 1 mA to 0.2 A, V_{OUT} = 3.3 V, T_r = T_r = 5 µs

GIPD250120161432MT

Showth 2 1885 | 300 top 1 | 11 mA to 0.2 A, V_{OUT} = V_{ADJ}, T_r = T_r = 5 µs

GIPD250120161433MT

DS10219 - Rev 7 page 12/32



7 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.


DS10219 - Rev 7 page 13/32




7.1 SOT23-5L package information

Figure 31. SOT23-5L package outline







7049676_k


Table 8. SOT23-5L package mechanical data

Dim.	mm			
Diiii.	Min.	Тур.	Max.	
Α	0.90		1.45	
A1	0		0.15	
A2	0.90		1.30	
b	0.30		0.50	
С	0.09		0.20	
D		2.95		
E		1.60		
е		0.95		
Н		2.80		
L	0.30		0.60	
θ	0°		8°	

DS10219 - Rev 7 page 14/32




Figure 32. SOT23-5L recommended footprint



Note: Dimensions are in mm

7.2 SOT23-5L packing information

Figure 33. SOT23-5L tape and reel outline



DS10219 - Rev 7 page 15/32



Table 9. SOT23-5L tape and reel mechanical data


Dim.	mm			
Dilli.	Min.	Тур.	Max.	
Α			180	
С	12.8	13.0	13.2	
D	20.2			
N	60			
Т			14.4	
Ao	3.13	3.23	3.33	
Во	3.07	3.17	3.27	
Ко	1.27	1.37	1.47	
Po	3.9	4.0	4.1	
Р	3.9	4.0	4.1	


DS10219 - Rev 7 page 16/32




7.3 SOT-89 package information

Figure 34. SOT-89 package outline







7098166_REV_F

DS10219 - Rev 7 page 17/32




Table 10. SOT-89 mechanical data

Dim.		mm	
Dilli.	Min.	Тур.	Max.
Α	1.40		1.60
В	0.44		0.56
B1	0.36		0.48
С	0.35		0.44
C1	0.35		0.44
D	4.40		4.60
D1	1.62		1.83
D3		0.90	
E	2.29		2.60
е	1.42		1.57
e1	2.92		3.07
Н	3.94		4.25
H1	2.70		3.10
K	1°		8°
L	0.89		1.20
R		0.25	
β		90°	

DS10219 - Rev 7 page 18/32



Figure 35. SOT-89 recommended footprint



DS10219 - Rev 7 page 19/32



7.4 SOT-89 packing information

Figure 36. SOT-89 carrier tape outline





Figure 37. SOT-89 device orientation



User direction of feed

DS10219 - Rev 7 page 20/32




Table 11. SOT-89 carrier tape mechanical data

Dim.	mm		
Dilli.	Value	Tolerance	
Ao	4.91	± 0.10	
Во	4.52	± 0.10	
Ко	1.90	± 0.10	
F	5.50	± 0.10	
E	1.75	± 0.10	
W	12	± 0.30	
P2	2	± 0.10	
Po	4	± 0.10	
P1	8	± 0.10	
Т	0.30	± 0.10	
D	Ø 1.55	± 0.05	
D1	Ø 1.60	± 0.10	

DS10219 - Rev 7 page 21/32



Figure 38. SOT-89 reel drawing




DS10219 - Rev 7 page 22/32



7.5 SOT323-5L package information

Figure 39. SOT323-5L package outline



7091413_G


DS10219 - Rev 7 page 23/32



Table 12. SOT323-5L package mechanical data

Dim.	mm			
Dilli.	Min.	Тур.	Max.	
Α	0.80		1.10	
A1	0		0.10	
A2	0.80	0.90	1	
b	0.15		0.30	
С	0.10		0.22	
D	1.80	2	2.20	
E	1.80	2.10	2.40	
E1	1.15	1.25	1.35	
е		0.65		
e1		1.30		
L	0.26	0.36	0.46	
<	0°		8°	

Figure 40. SOT323-5L recommended footprint





DS10219 - Rev 7 page 24/32



7.6 DFN6 1.2x1.3 package information

Figure 41. DFN6 package outline





8442779_A


DS10219 - Rev 7 page 25/32



Table 13. DFN6 package mechanical data

Dim.	mm			
	Min.	Тур.	Max.	
Α	0.41	0.45	0.50	
A1	0.00	0.02	0.05	
D	-	1.20	-	
E	-	1.30	-	
е	-	0.40	-	
b	0.15	0.18	0.25	
L	0.475	0.525	0.575	
L3	0.375	0.425	0.475	
aaa	-	0.05	-	
bbb	-	0.10	-	
ccc	-	0.05	-	
ddd	-	0.05	-	
eee	-	0.05	-	

Figure 42. DFN6 recommended footprint




DS10219 - Rev 7 page 26/32



7.7 DFN6 packing information


Figure 43. DFN6 reel drawing outline



DS10219 - Rev 7 page 27/32




Figure 44. DFN6 carrier tape



DS10219 - Rev 7 page 28/32





User Direction of Feed

Pitch 4mm

Figure 45. DFN6 device orientation in tape

DS10219 - Rev 7 page 29/32



8 Ordering information

Table 14. Order codes

SOT323-5L	SOT23-5L	SOT-89	DFN6	Output voltage (V)
LDK220C25R	LDK220M25R		LDK220PU25R	2.5
LDK220C27R	LDK220M27R		LDK220PU27R	2.7
LDK220C30R	LDK220M30R	LDK220U30R	LDK220PU30R	3
LDK220C32R	LDK220M32R		LDK220PU32R	3.2
LDK220C33R	LDK220M33R	LDK220U33R	LDK220PU33R	3.3
	LDK220M35R			3.5
LDK220C36R	LDK220M36R	LDK220U36R	LDK220PU36R	3.6
LDK220C40R	LDK220M40R		LDK220PU40R	4
LDK220C50R	LDK220M50R	LDK220U50R	LDK220PU50R	5
LDK220C-R	LDK220M-R		LDK220PU-R	ADJ

DS10219 - Rev 7 page 30/32



Revision history

Table 15. Document revision history

Date	Revision	Changes
19-Mar-2014	1	Initial release.
24-Nov-2014	2	Updated the features in cover page, Table 6: LDK220 electrical characteristics for fixed output version, Table 7: LDK220 electrical characteristics for adjustable version, Table 8: SOT23-5L mechanical data, and Section 6: Typical characteristics. Minor text changes.
19-May-2015	3	Added SOT-89 package. Updated features in cover page. Updated Section 2: Pin configuration, Section 3: Typical application, Table 5: Thermal data, Section 7: Package information and Section 8: Ordering information. Minor text changes.
24-Oct-2016	4	Updated Table 7: "LDK220 electrical characteristics for adjustable version" and Section 7: "Package information". Minor text changes.
20-Dec-2019	5	Updated Section 1 Diagram.
12-Feb-2020	6	Added new part number LDK220M35R in Table 14. Order codes.
05-Nov-2021	7	Updated figure on the cover page, Figure 3, Figure 4, Figure 23 and Figure 25. Added note in Table 5, Rdis parameter in Table 6 and Section 7.7 DFN6 packing information.

DS10219 - Rev 7 page 31/32



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics - All rights reserved

DS10219 - Rev 7 page 32/32