

Latch

Praktikum Rangkaian Digital

Ilmu Komputer IPB

2019

Elemen Memori

- ▶ elemen memori adalah rangkaian digital yang:
 - ▶ dapat menyimpan *state* biner selamanya¹
 - ▶ dapat berubah *state* jika diberikan sinyal masukan
- ▶ jenis:
 - ▶ *latch*: bekerja pada level sinyal (*asynchronous*)
 - ▶ *flip-flop*: bekerja saat transisi *clock* (*synchronous*)
- ▶ *latch* adalah rangkaian dasar penyusun *flip-flop*


¹selama rangkaian dialiri listrik

Set-Reset (SR) Latch

Tabel Kebenaran


S	R	Q_{t+1}	
0	0	Q_t	<i>No change</i>
0	1	0	<i>Reset</i>
1	0	1	<i>Set</i>
1	1	–	<i>Invalid</i>

Simulasi



Breadboard

SR Latch




fritzing

SR Latch with Enable

Tabel Kebenaran


En	S	R	Q_{t+1}	
0	X	X	Q_t	<i>No change</i>
1	0	0	Q_t	<i>No change</i>
1	0	1	0	<i>Reset</i>
1	1	0	1	<i>Set</i>
1	1	1	–	<i>Invalid</i>

Simulasi



Breadboard

SR Latch with Enable



fritzing


Data (D) Latch

Tabel Kebenaran


En	D	Q_{t+1}	
0	X	Q_t	<i>No change</i>
1	0	0	<i>Reset</i>
1	1	1	<i>Set</i>

- ▶ D latch menghindari kondisi invalid pada SR latch
- ▶ masukan S dan R disatukan dan selalu komplemen

Simulasi




Simulasi (NAND)



Breadboard

D Latch



fritzing

Tugas

Simulasi dan Implementasi Latch

- ▶ Buat simulasi pada Logisim:
 - ▶ SR latch
 - ▶ SR latch with enable
 - ▶ D latch
 - ▶ D latch (NAND)
- ▶ Implementasikan pada *breadboard*:
 - ▶ SR latch
 - ▶ SR latch with enable
 - ▶ D latch
- ▶ Penilaian langsung pada saat praktikum oleh asprak