

www.ti.com


SCES515I-DECEMBER 2003-REVISED MAY 2009

SINGLE-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS

FEATURES

- Available in the Texas Instruments NanoFree™ Package
- **Fully Configurable Dual-Rail Design Allows** Each Port to Operate Over the Full 1.65-V to 5.5-V Power-Supply Range
- V_{CC} Isolation Feature If Either V_{CC} Input Is at GND, Both Ports Are in the High-Impedance
- DIR Input Circuit Referenced to V_{CCA}
- Low Power Consumption, 4-µA Max I_{CC}
- ±24-mA Output Drive at 3.3 V
- I_{off} Supports Partial-Power-Down Mode Operation

- **Max Data Rates**
 - 420 Mbps (3.3-V to 5-V Translation)
 - 210 Mbps (Translate to 3.3 V)
 - 140 Mbps (Translate to 2.5 V)
 - 75 Mbps (Translate to 1.8 V)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- **ESD Protection Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



See mechanical drawings for dimensions.

DESCRIPTION/ORDERING INFORMATION

This single-bit noninverting bus transceiver uses two separate configurable power-supply rails. The A port is designed to track V_{CCA} . V_{CCA} accepts any supply voltage from 1.65 V to 5.5 V. The B port is designed to track V_{CCB}, V_{CCB} accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation between any of the 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes.

The SN74LVC1T45 is designed for asynchronous communication between two data buses. The logic levels of the direction-control (DIR) input activate either the B-port outputs or the A-port outputs. The device transmits data from the A bus to the B bus when the B-port outputs are activated and from the B bus to the A bus when the A-port outputs are activated. The input circuitry on both A and B ports always is active and must have a logic HIGH or LOW level applied to prevent excess I_{CC} and I_{CCZ}.

The SN74LVC1T45 is designed so that the DIR input is powered by V_{CCA}.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The V_{CC} isolation feature ensures that if either V_{CC} input is at GND, then both ports are in the high-impedance state.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoFree is a trademark of Texas Instruments.



NanoFree[™] package technology is a major breakthrough in IC packaging concepts, using the die as the package.

ORDERING INFORMATION(1)

T _A	PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING(3)
	NanoFree™ - WCSP (DSBGA) 0.23-mm Large Bump - YZP (Pb-free)	Reel of 3000	SN74LVC1T45YZPR	TA_
	SOT (SOT-23) – DBV	Reel of 3000	SN74LVC1T45DBVR	CT1
-40°C to 85°C	SOT (SOT-23) – DBV	Reel of 250	SN74LVC1T45DBVT	CII_
	007 (00 70) DOK	Reel of 3000	SN74LVC1T45DCKR	
	SOT (SC-70) – DCK	Reel of 250	SN74LVC1T45DCKT	TA_
	SOT (SOT-533) - DRL	Reel of 4000	SN74LVC1T45DRLR	


- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
- (3) DBV/DCK/DRL: The actual top-side marking has one additional character that designates the wafer fab/assembly site. YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the wafer fab/assembly site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, = Pb-free).

FUNCTION TABLE(1)

INPUT DIR	OPERATION
L	B data to A bus
Н	A data to B bus

 Input circuits of the data I/Os always are active.

LOGIC DIAGRAM (POSITIVE LOGIC)



www.ti.com

Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CCA}	Supply voltage range		-0.5	6.5	V
VI	Input voltage range (2)		-0.5	6.5	V
Vo	Voltage range applied to any output in the high-impedance or power	er-off state ⁽²⁾	-0.5	6.5	V
\/	Voltage range applied to any output in the high or low state (2)(3)	A port	-0.5	V _{CCA} + 0.5	V
Vo	voltage range applied to any output in the high of low state (14)	B port	-0.5	$V_{CCB} + 0.5$	V
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through V _{CC} or GND			±100	mA
		DBV package		165	
0	Package thermal impedance ⁽⁴⁾	DCK package		259	°C/W
θ_{JA}	rackage thermal impedance.	DRL package		142	C/VV
		YZP package		123	
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating" conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

The value of V_{CC} is provided in the recommended operating conditions table. The package thermal impedance is calculated in accordance with JESD 51-7.



Recommended Operating Conditions (1)(2)(3)

			V _{CCI}	V _{cco}	MIN	MAX	UNIT
V_{CCA}	Complement				1.65	5.5	V
V _{CCB}	Supply voltage				1.65	5.5	V
			1.65 V to 1.95 V		V _{CCI} × 0.65		
	High-level	D = (= ' = = (4)	2.3 V to 2.7 V		1.7		.,
V _{IH}	input voltage	Data inputs (4)	3 V to 3.6 V		2		V
			4.5 V to 5.5 V		$V_{CCI} \times 0.7$		
			1.65 V to 1.95 V			$V_{CCI} \times 0.35$	
	Low-level	D = (= ' = = = (4)	2.3 V to 2.7 V			0.7	V
V_{IL}	input voltage	Data inputs (4)	3 V to 3.6 V			0.8	V
			4.5 V to 5.5 V			$V_{CCI} \times 0.3$	
			1.65 V to 1.95 V		V _{CCA} × 0.65		
. ,	High-level	DIR	2.3 V to 2.7 V		1.7		.,
V_{IH}	input voltage	(referenced to V _{CCA}) ⁽⁵⁾	3 V to 3.6 V		2		V
			4.5 V to 5.5 V		$V_{CCA} \times 0.7$		
			1.65 V to 1.95 V			$V_{CCA} \times 0.35$	
	Low-level	DIR	2.3 V to 2.7 V			0.7	.,
V_{IL}	input voltage	(referenced to V _{CCA}) ⁽⁵⁾	3 V to 3.6 V			0.8	V
			4.5 V to 5.5 V			$V_{CCA} \times 0.3$	
VI	Input voltage	-			0	5.5	V
Vo	Output voltage				0	V _{cco}	V
				1.65 V to 1.95 V		-4	
	I Pale Java Lauda et a			2.3 V to 2.7 V		-8	4
ОН	High-level output of	current		3 V to 3.6 V		-24	mA
				4.5 V to 5.5 V		-32	
				1.65 V to 1.95 V		4	
	Laveland adams			2.3 V to 2.7 V		8	4
l _{OL}	Low-level output c	urrent		3 V to 3.6 V		24	mA
				4.5 V to 5.5 V		32	
			1.65 V to 1.95 V			20	
			2.3 V to 2.7 V			20	
Δt/Δv	Input transition rise or fall rate	Data inputs	3 V to 3.6 V			10	ns/V
	nse or fall fale		4.5 V to 5.5 V			5	
		Control inputs	1.65 V to 5.5 V			5	
T _A	Operating free-air	•			-40	85	°C

V_{CCI} is the V_{CC} associated with the input port.
 V_{CCO} is the V_{CC} associated with the output port.
 All unused data inputs of the device must be held at V_{CCI} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.
 For V_{CCI} values not specified in the data sheet, V_{IH} min = V_{CCI} × 0.7 V, V_{IL} max = V_{CCI} × 0.3 V.
 For V_{CCI} values not specified in the data sheet, V_{IH} min = V_{CCA} × 0.7 V, V_{IL} max = V_{CCA} × 0.3 V.

www.ti.com

Electrical Characteristics (1)(2)

over recommended operating free-air temperature range (unless otherwise noted)

DADA	METER	TEST CONDIT	IONG	v	.,	T,	_A = 25°C		–40°C to	85°C	LINUT
PARA	METER	TEST CONDIT	IONS	V _{CCA}	V _{CCB}	MIN	TYP	MAX	MIN	MAX	UNIT
		I _{OH} = -100 μA		1.65 V to 4.5 V	1.65 V to 4.5 V				V _{CCO} - 0.1		
		$I_{OH} = -4 \text{ mA}$		1.65 V	1.65 V				1.2		
V_{OH}		$I_{OH} = -8 \text{ mA}$	$V_I = V_{IH}$	2.3 V	2.3 V				1.9		V
		$I_{OH} = -24 \text{ mA}$		3 V	3 V				2.4		
		$I_{OH} = -32 \text{ mA}$		4.5 V	4.5 V				3.8		
		$I_{OL} = 100 \mu A$		1.65 V to 4.5 V	1.65 V to 4.5 V					0.1	
		I _{OL} = 4 mA		1.65 V	1.65 V					0.45	
V_{OL}		I _{OL} = 8 mA	$V_I = V_{IL}$	2.3 V	2.3 V					0.3	V
		I _{OL} = 24 mA		3 V	3 V					0.55	
		I _{OL} = 32 mA		4.5 V	4.5 V					0.55	
I	DIR	$V_I = V_{CCA}$ or GND		1.65 V to 5.5 V	1.65 V to 5.5 V			±1		±2	μΑ
	A port	\\\\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	,	0 V	0 to 5.5 V			±1		±2	^
I _{off}	B port	V_{I} or $V_{O} = 0$ to 5.5 \	/	0 to 5.5 V	0 V			±1		±2	μΑ
I _{OZ}	A or B port	$V_O = V_{CCO}$ or GND		1.65 V to 5.5 V	1.65 V to 5.5 V			±1		±2	μΑ
	Ш			1.65 V to 5.5 V	1.65 V to 5.5 V					3	
I_{CCA}		$V_I = V_{CCI}$ or GND,	$I_O = 0$	5.5 V	0 V					2	μΑ
				0 V	5.5 V					-2	
				1.65 V to 5.5 V	1.65 V to 5.5 V					3	
I_{CCB}		$V_I = V_{CCI}$ or GND,	$I_O = 0$	5.5 V	0 V					-2	μΑ
				0 V	5.5 V					2	
I _{CCA} + I (see Ta	I _{CCB} able 1)	$V_I = V_{CCI}$ or GND,	I _O = 0	1.65 V to 5.5 V	1.65 V to 5.5 V					4	μΑ
	A port	A port at V _{CCA} – 0.6 DIR at V _{CCA} , B port	V, = open							50	
ΔI _{CCA}	DIR	DIR at V _{CCA} – 0.6 V B port = open, A port at V _{CCA} or G	',	3 V to 5.5 V	3 V to 5.5 V					50	μА
ΔI _{CCB}	B port	B port at V _{CCB} – 0.6 DIR at GND, A port = open	V,	3 V to 5.5 V	3 V to 5.5 V					50	μА
C_{i}	DIR	$V_I = V_{CCA}$ or GND		3.3 V	3.3 V		2.5				pF
C _{io}	A or B port	$V_O = V_{CCA/B}$ or GNE)	3.3 V	3.3 V		6				pF

 $[\]begin{array}{ll} \hbox{(1)} & V_{CCO} \text{ is the } V_{CC} \text{ associated with the output port.} \\ \hbox{(2)} & V_{CCI} \text{ is the } V_{CC} \text{ associated with the input port.} \\ \end{array}$

Copyright © 2003–2009, Texas Instruments Incorporated



Switching Characteristics

over recommended operating free-air temperature range, $V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$ (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1.8 V ±0.15 V		V _{CCB} = 2.5 V ±0.2 V		V _{CCB} = 3.3 V ±0.3 V		V _{CCB} = 5 V ±0.5 V		UNIT
	(INPOT)		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Α	В	3	17.7	2.2	10.3	1.7	8.3	1.4	7.2	20
t _{PHL}	A	ь	2.8	14.3	2.2	8.5	1.8	7.1	1.7	7	ns
t _{PLH}	В	Α	3	17.7	2.3	16	2.1	15.5	1.9	15.1	ns
t _{PHL}	ь	A	2.8	14.3	2.1	12.9	2	12.6	1.8	12.2	115
t _{PHZ}	DIR	^	5.2	19.4	4.8	18.5	4.7	18.4	5.1	17.1	
t _{PLZ}	אוט	DIR A	2.3	10.5	2.1	10.5	2.4	10.7	3.1	10.9	ns
t _{PHZ}	DIR	В	7.4	21.9	4.9	11.5	4.6	10.3	2.8	8.2	20
t _{PLZ}	DIK	ь	4.2	16	3.7	9.2	3.3	8.4	2.4	6.4	ns
t _{PZH} ⁽¹⁾	DIB	۸		33.7		25.2		23.9		21.5	20
t _{PZL} ⁽¹⁾	DIR	R A		36.2		24.4		22.9		20.4	ns
t _{PZH} ⁽¹⁾	DIR	ъ.		28.2		20.8		19		18.1	
t _{PZL} ⁽¹⁾		В		33.7		27		25.5		24.1	ns

⁽¹⁾ The enable time is a calculated value, derived using the formula shown in the *enable times* section.

Switching Characteristics

over recommended operating free-air temperature range, $V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = 1 ±0.15	1.8 V 5 V	V _{CCB} = 2.5 V ±0.2 V		V _{CCB} = 3.3 V ±0.3 V		V _{CCB} = 5 V ±0.5 V		UNIT	
	(INPOT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t _{PLH}	Α	В	2.3	16	1.5	8.5	1.3	6.4	1.1	5.1	no	
t _{PHL}	A	ь	2.1	12.9	1.4	7.5	1.3	5.4	0.9	4.6	ns	
t _{PLH}	В	А	2.2	10.3	1.5	8.5	1.4	8	1	7.5		
t _{PHL}	Б	A	2.2	8.5	1.4	7.5	1.3	7	0.9	6.2	ns	
t _{PHZ}	DIR	А	3	8.1	3.1	8.1	2.8	8.1	3.2	8.1	ns	
t _{PLZ}	DIK	DIK	A	1.3	5.9	1.3	5.9	1.3	5.9	1	5.8	115
t _{PHZ}	DIR	В	6.5	23.7	4.1	11.4	3.9	10.2	2.4	7.1	no	
t_{PLZ}	DIK	ь	3.9	18.9	3.2	9.6	2.8	8.4	1.8	5.3	ns	
t _{PZH} ⁽¹⁾	DIR	А		29.2		18.1		16.4		12.8	no	
t _{PZL} ⁽¹⁾	אוט	A		32.2		18.9		17.2		13.3	ns	
t _{PZH} ⁽¹⁾	DIR	В		21.9		14.4		12.3		10.9	no	
t _{PZL} ⁽¹⁾	DIK	В		21		15.6		13.5		12.7	ns	

⁽¹⁾ The enable time is a calculated value, derived using the formula shown in the enable times section.

www.ti.com

Switching Characteristics

over recommended operating free-air temperature range, $V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CCB} = ±0.15	1.8 V 5 V	V _{CCB} = ±0.2		V _{CCB} = 3 ±0.3		V _{CCB} = 5 V ±0.5 V		UNIT
	(INFOT)	(0011-01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Α	В	2.1	15.5	1.4	8	0.7	5.8	0.7	4.4	
t _{PHL}	A	В	2	12.6	1.3	7	0.8	5	0.7	4	ns
t _{PLH}	В	Α	1.7	8.3	1.3	6.4	0.7	5.8	0.6	5.4	no
t _{PHL}	Б	A	1.8	7.1	1.3	5.4	0.8	5	0.7	4.5	ns
t _{PHZ}	DIR	А	2.9	7.3	3	7.3	2.8	7.3	3.4	7.3	
t _{PLZ}	DIK	DIK A	1.8	5.6	1.6	5.6	2.2	5.7	2.2	5.7	ns
t _{PHZ}	DIR	В	5.4	20.5	3.9	10.1	2.9	8.8	2.4	6.8	
t _{PLZ}	DIK	В	3.3	14.5	2.9	7.8	2.4	7.1	1.7	4.9	ns
t _{PZH} ⁽¹⁾	DID	Δ.		22.8		14.2		12.9		10.3	
t _{PZL} ⁽¹⁾	DIR	DIR A		27.6		15.5		13.8		11.3	ns
t _{PZH} ⁽¹⁾	DID	В		21.1		13.6		11.5		10.1	
t _{PZL} ⁽¹⁾	DIR	В		19.9		14.3		12.3		11.3	ns

⁽¹⁾ The enable time is a calculated value, derived using the formula shown in the *enable times* section.

Switching Characteristics

over recommended operating free-air temperature range, $V_{CCA} = 5 \text{ V} \pm 0.5 \text{ V}$ (see Figure 1)

PARAMETER	FROM (INPUT)		V _{CCB} = 1.8 V ±0.15 V		V _{CCB} = 2.5 V ±0.2 V		V _{CCB} = 3.3 V ±0.3 V		V _{CCB} = 5 V ±0.5 V		UNIT
	(INPOT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	Α	В	1.9	15.1	1	7.5	0.6	5.4	0.5	3.9	20
t _{PHL}	A	ь	1.8	12.2	0.9	6.2	0.7	4.5	0.5	3.5	ns
t _{PLH}	В	А	1.4	7.2	1	5.1	0.7	4.4	0.5	3.9	20
t _{PHL}	Б	A	1.7	7	0.9	4.6	0.7	4	0.5	3.5	ns
t _{PHZ}	DIR	А	2.1	5.4	2.2	5.4	2.2	5.5	2.2	5.4	ns
t _{PLZ}	DIK	The state of the s	0.9	3.8	1	3.8	1	3.7	0.9	3.7	115
t _{PHZ}	DIR	В	4.8	20.2	2.5	9.8	1	8.5	2.5	6.5	20
t _{PLZ}	אוט	Ь	4.2	14.8	2.5	7.4	2.5	7	1.6	4.5	ns
t _{PZH} ⁽¹⁾	DIR	А		22		12.5		11.4		8.4	20
t _{PZL} ⁽¹⁾	אוט	A		27.2		14.4		12.5		10	ns
t _{PZH} ⁽¹⁾	DIR	В		18.9		11.3		9.1		7.6	20
t _{PZL} ⁽¹⁾	DIK	В		17.6	·	11.6		10		8.6	ns

⁽¹⁾ The enable time is a calculated value, derived using the formula shown in the enable times section.

Operating Characteristics

 $T_A = 25^{\circ}C$


	PARAMETER	TEST CONDITIONS	$V_{CCA} = V_{CCB} = 1.8 V$	V _{CCA} = V _{CCB} = 2.5 V	V _{CCA} = V _{CCB} = 3.3 V	$V_{CCA} = V_{CCB} = 5 V$ TYP	UNIT
- (4)	A-port input, B-port output	$C_L = 0 pF$,	3	4	4	4	
C _{pdA} ⁽¹⁾	B-port input, A-port output	f = 10 MHz, $t_r = t_f = 1 \text{ ns}$	18	19	20	21	pF
(4)	A-port input, B-port output	$C_L = 0 pF$,	18	19	20	21	
C _{pdB} ⁽¹⁾	B-port input, A-port output	f = 10 MHz, $t_r = t_f = 1 \text{ ns}$	3	4	4	4	pF


⁽¹⁾ Power dissipation capacitance per transceiver




TYPICAL CHARACTERISTICS


TYPICAL PROPAGATION DELAY (A to B) vs LOAD CAPACITANCE $T_{\text{A}} = 25^{\circ}\text{C}, \, V_{\text{CCA}} = 1.8 \; \text{V}$





TYPICAL PROPAGATION DELAY (B to A) vs LOAD CAPACITANCE $\rm T_A = 25^{\circ}C,\, V_{CCA} = 1.8\; V$










TYPICAL CHARACTERISTICS (continued)


TYPICAL PROPAGATION DELAY (A to B) vs LOAD CAPACITANCE $T_{\text{A}} = 25^{\circ}\text{C}, \, V_{\text{CCA}} = 2.5 \, \text{V}$





TYPICAL PROPAGATION DELAY (B to A) vs LOAD CAPACITANCE $\rm T_A = 25^{\circ}C, \, V_{CCA} = 2.5 \; V$









TYPICAL CHARACTERISTICS (continued)

TYPICAL PROPAGATION DELAY (A to B) vs LOAD CAPACITANCE T_{A} = 25°C, V_{CCA} = 3.3 V



TYPICAL PROPAGATION DELAY (B to A) vs LOAD CAPACITANCE $T_{\text{A}} = 25^{\circ}\text{C}, \, V_{\text{CCA}} = 3.3 \text{ V}$




Submit Documentation Feedback


Copyright © 2003–2009, Texas Instruments Incorporated




TYPICAL CHARACTERISTICS (continued)


TYPICAL PROPAGATION DELAY (A to B) vs LOAD CAPACITANCE T_{A} = 25°C, V_{CCA} = 5 V





TYPICAL PROPAGATION DELAY (B to A) vs LOAD CAPACITANCE T_{A} = 25°C, V_{CCA} = 5 V






 V_{CCA}

CCA/2




PARAMETER MEASUREMENT INFORMATION




TEST	S 1
t _{pd} t _{PLZ} /t _{PZL}	Open 2 × V _{CCO}
t _{PHZ} /t _{PZH}	GND

LOAD CIRCUIT

V _{cco}	CL	R_{L}	V _{TP}
1.8 V \pm 0.15 V	15 pF	2 k Ω	0.15 V
2.5 V \pm 0.2 V	15 pF	2 k Ω	0.15 V
3.3 V \pm 0.3 V	15 pF	2 k Ω	0.3 V
5 V \pm 0.5 V	15 pF	2 k Ω	0.3 V



V_{CCA}/2



Output Control

(low-level


- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $dv/dt \geq$ 1 V/ns.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .
 - H. V_{CCI} is the V_{CC} associated with the input port.
 - I. V_{CCO} is the V_{CC} associated with the output port.
 - J. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



APPLICATION INFORMATION


Figure 2 shows an example of the SN74LVC1T45 being used in a unidirectional logic level-shifting application.



PIN	NAME	FUNCTION	DESCRIPTION
1	V _{CCA}	V _{CC1}	SYSTEM-1 supply voltage (1.65 V to 5.5 V)
2	GND	GND	Device GND
3	Α	OUT	Output level depends on V _{CC1} voltage.
4	В	IN	Input threshold value depends on V _{CC2} voltage.
5	DIR	DIR	GND (low level) determines B-port to A-port direction.
6	V _{CCB}	V _{CC2}	SYSTEM-2 supply voltage (1.65 V to 5.5 V)

Figure 2. Unidirectional Logic Level-Shifting Application

Figure 3 shows the SN74LVC1T45 being used in a bidirectional logic level-shifting application. Since the SN74LVC1T45 does not have an output-enable (OE) pin, the system designer should take precautions to avoid bus contention between SYSTEM-1 and SYSTEM-2 when changing directions.



Copyright © 2003–2009, Texas Instruments Incorporated



The following table shows data transmission from SYSTEM-1 to SYSTEM-2 and then from SYSTEM-2 to SYSTEM-1.

STATE	DIR CTRL	I/O-1	I/O-2	DESCRIPTION
1	Н	Out	In	SYSTEM-1 data to SYSTEM-2
2	Н	Hi-Z	Hi-Z	SYSTEM-2 is getting ready to send data to SYSTEM-1. I/O-1 and I/O-2 are disabled. The bus-line state depends on pullup or pulldown. (1)
3	L	Hi-Z	Hi-Z	DIR bit is flipped. I/O-1 and I/O-2 still are disabled. The bus-line state depends on pullup or pulldown. (1)
4	L	Out	In	SYSTEM-2 data to SYSTEM-1

⁽¹⁾ SYSTEM-1 and SYSTEM-2 must use the same conditions, i.e., both pullup or both pulldown.

Figure 3. Bidirectional Logic Level-Shifting Application

Enable Times

Calculate the enable times for the SN74LVC1T45 using the following formulas:

- t_{PZH} (DIR to A) = t_{PLZ} (DIR to B) + t_{PLH} (B to A)
- t_{PZL} (DIR to A) = t_{PHZ} (DIR to B) + t_{PHL} (B to A)
- t_{PZH} (DIR to B) = t_{PLZ} (DIR to A) + t_{PLH} (A to B)
- t_{PZL} (DIR to B) = t_{PHZ} (DIR to A) + t_{PHL} (A to B)

In a bidirectional application, these enable times provide the maximum delay from the time the DIR bit is switched until an output is expected. For example, if the SN74LVC1T45 initially is transmitting from A to B, then the DIR bit is switched; the B port of the device must be disabled before presenting it with an input. After the B port has been disabled, an input signal applied to it appears on the corresponding A port after the specified propagation delay.

PACKAGE OPTION ADDENDUM

www.ti.com 1-May-2009

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74LVC1T45DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1T45DBVRE4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1T45DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1T45DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1T45DBVTE4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1T45DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1T45DCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1T45DCKRE4	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1T45DCKRG4	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1T45DCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1T45DCKTE4	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1T45DCKTG4	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1T45DRLR	ACTIVE	SOT	DRL	6	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1T45DRLRG4	ACTIVE	SOT	DRL	6	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LVC1T45YZPR	ACTIVE	DSBGA	YZP	6	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

www.ti.com 1-May-2009

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LVC1T45:

• Enhanced Product: SN74LVC1T45-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Oct-2009

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC1T45DBVR	SOT-23	DBV	6	3000	180.0	9.2	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1T45DBVT	SOT-23	DBV	6	250	180.0	9.2	3.23	3.17	1.37	4.0	8.0	Q3
SN74LVC1T45DCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74LVC1T45DCKT	SC70	DCK	6	250	180.0	8.4	2.24	2.34	1.22	4.0	8.0	Q3
SN74LVC1T45DRLR	SOT	DRL	6	4000	180.0	9.2	1.78	1.78	0.69	4.0	8.0	Q3
SN74LVC1T45YZPR	DSBGA	YZP	6	3000	178.0	8.4	1.02	1.52	0.63	4.0	8.0	Q1

www.ti.com 26-Oct-2009



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC1T45DBVR	SOT-23	DBV	6	3000	202.0	201.0	28.0
SN74LVC1T45DBVT	SOT-23	DBV	6	250	202.0	201.0	28.0
SN74LVC1T45DCKR	SC70	DCK	6	3000	180.0	180.0	18.0
SN74LVC1T45DCKT	SC70	DCK	6	250	202.0	201.0	28.0
SN74LVC1T45DRLR	SOT	DRL	6	4000	202.0	201.0	28.0
SN74LVC1T45YZPR	DSBGA	YZP	6	3000	220.0	220.0	35.0

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.



YZP (R-XBGA-N6)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree $^{\text{TM}}$ package configuration.
- D. This package is lead-free. Refer to the 6 YEP package (drawing 4204725) for tin-lead (SnPb).

NanoFree is a trademark of Texas Instruments.



DRL (R-PDSO-N6)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs.

 Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.
- D. JEDEC package registration is pending.



DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AB.



DCK (R-PDSO-G6)



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications Products Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated