

Contact

- (+886)0988923569
- myhsieh2000@gmail.com
- https://www.linkedin.com/in/% E6%97%BB%E8%A8%80-%E8%AC%9D-375288204/
- No. 275, Guangming 9th Rd., Zhubei City, Hsinchu County 302048, Taiwan
- https://ax0080.github.io/mervyn.github.io/

Revelant Skills

- <u>Programming</u>
 C/C++, MATLAB, Python
- EDA TOOL
 Quartus, Lattice, Modelsim,
 HSPICE, Virtuoso, Spectre,
 Verilog, System Verilog
- <u>Equipment Expertise</u>
 Oscilloscope, VOM meter,
 Function Generator, Hall
 Transducer, FPGA

Major

- ESL and DFT Design
- CPU and GPU Design
- NPU, APU, DLA Design
- MCU, ARM and RISCV
- Design Verification
- Compilter Design
- Image Processing

MIN-YAN HSIEH

Electrical Engineer

Electrical and Computer Engineer with 2+ Years Experience in Analog and Mix-signal IC Design, Digital IC Design and Design verification, Development of EDA Tools

Education

Sep 2022 - Present

National Yang Ming Chiao Tung University

- PhD Candidate in Electrical and Computer Engineering
- Sep 2019 June 2022

National Yang Ming Chiao Tung University

• Bachelor's Degree in Electrical and Computer Engineering

Experience

June 2023 - Present

R&D Engineer

Taiwan Electronic System Design Automation(TESDA)

System Verilog, Design Verfication, Computer Architecture, Compilter Design

- Electronic System Level (ESL) and DFT Design, SoC Verification
- NPU, APU and Deep Learning Accelerator(DLA) Development
- AMBA Protocol and SPI, UART, I2C, JTAG Design and Verification
- Sep 2022 August 2024

All Digital Phase-Locked Loop Program Novatek Microelectronics Corp.

Matlab, Simulink, Virtuoso, Spectre, Tapeout

- Research about fractional Digital Phase-Locked Loop
- Low power and low noise ADPLL applied to RF systems
- Feb 2023 June 2023

ICLAB

National Yang Ming Chiao Tung University

Verilog, System Verilog, Testbench, Logic Symthesis, APR

- · Design, simulation, verification, automatic placement & routing
- Compiler Design, DesignWare library, SRAM, CDC, clock gating
- July 2022 August 2022

Summer Internship Program in IC Design RICHTEK Technology

HSPICE, Finesim, Virtuoso, Spectre, Oscilloscope, Hall Transducer

- Two-stage OP, Folded-cascoded OP, LDO analysis and simulation
- Oscillator and bandgap reference circuit analysis
- IC Measurement
- Sep 2020 June 2022

Special Projects and NYCU ECE Projects Competition National Yang Ming Chiao Tung University

HSPICE, Virtuoso, Spectre

- LDO with ESR Compensation Design and simulation
- Low-power low-noise CMOS amplifier design