
WARP: Physical Layer Design

Patrick Murphy & Siddharth Gupta

WARP Workshop Nile University April 16, 2008





PHY Design - Outline

- Tuesday Afternoon
 - Introduction to WARPLab Design Flow
 - Lab 3: Using WARPLab
- Wednesday Morning
 - Physical Layer Basics
 - Real-time Physical Layer Design Flow
 - Lab 2: Building a Simple Transmitter

Application Presentation Session Transport Network Link **Physical** Hardware

Application

Presentation

Session

Transport

Network

Link

Physical

Hardware

Application

C

0


TCP/UDP

IP


MAC

Physical


Hardware




Simple Wireless Node



Simple Wireless Node



Simple Wireless Node



Physical Layer

PHY Design Flows


- WARPLab
 - MATLAB↔WARP Link
 - Very rapid prototyping of PHY algorithms
- Real-time PHY design
 - Low-level FPGA design
 - Putting it all together


PHY Design Flows


- VVARPLab
 - MATLAB↔WARP Link
 - Very rapid prototyping of PHY algorithms
- Real-time PHY design
 - Low-level FPGA design
 - Putting it all together


- Designed for wireless networking
 - Modeled on 802. I la (but not compliant)
- Packet-based OFDM transceiver
 - Packets source/sink in PowerPC code
- Wideband, real-time design
 - 4 cycles per sample
 - 10 MHz bandwidth at 40 MHz clock
- Full synchronization for standalone operation
- Implemented entirely in System Generator

No Serial/Parallel Conversion!











Modulator
Output




Stored Training Sequence





Source Mux Select



Input IFFT








IFFT Start


Input Index


Input Data

Output Index

Output Data









IFFT Output


RAM Write Address

RAM Read Address

Cyclically Extended









Stored Preamble




OFDM Output




Output Mux Selection




Final Output to DACs







- Per packet configuration drives control system
 - Number of training symbols
 - Number of bytes
 - Modulation choices
- Block specific control blocks
 - IFFT start signal
 - Memory address generation
- Triggers & status between core and PowerPC




Complete model is available in the WARP repository




Simple Wireless Node




Simple Wireless Node




Radio Transceiver





Radio Transceiver





Register Bank (controlled by SPI interface)












Packet Detection

- Triggers AGC & receiver models
- Detection based only on received energy
 - I/Q saturated and too corrupted
 - Gain adjusted after detection
- Detection confirmed/rejected by Rx PHY
 - Requires some data-aided detection
 - Correlates against every packet's preamble



Automatic Gain Control

- Receiver has 90 dB gain range
 - RF gain of 0, 15 or 30 dB
 - Baseband gain of 0...60 dB
- Amplifiers start max gain with each packet
- AGC reduces gain in first 5 μs
 - RF gain set by RSSI
 - Baseband gain set by I/Q averages

Radio Controller

- Controller hardware
 - I/O registers & SPI controller
 - One core controls all 4 radios & DACs
- Controller software
 - Full C API for radio board control
 - All radio features controlled by C functions
 - Simple functions required
 - Advanced functions optional

Radio Controller API

```
WarpRadio v1 Reset()
WarpRadio v1 TxEnable()
WarpRadio v1 SetCenterFreq2GHz()
WarpRadio v1 BaseBandTxGain()
WarpRadio v1 TxVGAGainControl()
WarpRadio v1 24AmpEnable()
WarpRadio RxEnable()
WarpRadio RxLNAGainControl()
WarpRadio RxVGAGainControl()
WarpRadio RxLpfCornFreqCoarseAdj()
```

Radio Controller API


```
Full API online:
http://warp.rice.edu/WARP_API
```

Radio Bridge

- Ties user designs to radio hardware
 - Ports for user signals (ADC, DAC, gains)
 - Ports for radio controller I/O
- Users instantiate one bridge per radio board
- All constraints & most links are automatic
- Custom Verilog peripheral

PHY Design Review

- Build & verify PHY in FPGA design tool
 - System Generator is a good choice
 - Make sure everything works in simulation
- Generate simple Tx/Rx peripherals
 - "Cheating" is good at first
- Hook up your core in the EDK
 - Use our radio bridges & controller
- Generate the platform & test it in hardware



Lab 2: Simple Transmitter

- Build a sinusoid generator in Sysgen
- Convert the model to an OPB peripheral
- Connect the Tx core to the radio bridge
- Test the model at RF