

## TABLE OF CONTENTS


[illegible]

## REVISION HISTORY

DATE	REVISION	DESCRIPTION OF CHANGES	AUTHOR
05 Aug 2021	BeagleBone AI TDA4VM_SCH_V1.0_210805	Initial Release, Frist prototype, 25PCS PCBA. 1. Page 25: Changed M.2_UART_WAKE# from CPU Pin AB2 to AE21. 2. Page 27: Changed MPU Linux debug UART from UART4 to UART0. Changed P9 Pin 42 from CPU Pin AC2_AB3 to AC2_AJ21. 3. Page All: Renumbered the part reference according to the placement on PCB.	Junqing.Xin
27 Oct 2021	BeagleBone AI -64_SCH_V1.01_211027	1. Page 7 13: Changed R81 R90 R92 R98 R99 from 500R 0.1% to 499R 1%. 2. Page 16: Connected VDDA_1P8_DSITX filtered supply to VDDA_1P8_MLB power group; Connected VDDA_0P8_USB filtered supply to VDDA_0P8_UFS power group. 3. Page 18: Replaced 2-T, 0.1uF 0201 cap C250(TI SCH C409) to 3-T, 1uF 0402; Removed 2-T, 0.1uF 0201 cap C247(TI SCH C414). 4. Page 20: Changed R162 from 1K to 10K. 5. Page 22: Changed LED1-LED6 color from blue to green to match the original white BBAI. Changed the power of LED6 from "VSYS_3V3" to "VSYS_IO_3V3". 6. Page 27: Changed mikroBUS header J10 from one slot to three slots to mate with the ribbon cable. Changed the power of J10(MCU mikroBUS Header) from "VSYS_IO_3V3" to "VSYS_3V3", so the MCU header could be in always-on domain. 7. Page 31: Changed FAN header J1 from 3Pin_DIP_2.54MM to 4Pin_SMD_1.25MM header. Changed "W23_UART4_RXD" to "W23_FAN_PWM", "W28_UART4_TXD" to "W28_FAN_TACH". 8. Page 32: Removed the PMIC programming header J1 and multiplexer IC U34 SN74CBTLV3257PWR. Changed R15 from 10K to 0R, R13 from 10K to DNP. 9. Page 33: Changed R23 from 10K to 0R, R18 from 10K to DNP. 10. Page 34: Removed R310=0R from the power net "VSYS_IO_3V3" to increase the current from 4A to 6A. Changed the power of CSI, DSI, M.2 connector from "VSYS_3V3" to "VSYS_IO_3V3", so the power can be turned off by GPIO "EN_3V3IO_LDSW" of PMIC.	Junqing.Xin
19 Nov 2021	BeagleBone AI -64_SCH_V1.02_211119	1. Page 23: Changed USB2.0 Hub U20 TI_TUSB4041IPAPR to USB3.0 Hub TI_TUSB8041RGCR. 2. Page 24: Changed Type-C port USB signal from HS to HS+SS, and connected SS to each side of the cable. Added CC logic IC TI_TUSB322IRWBR(used by BB AI AM57 RevA1), which can operate as sink application (UFP) default. 3. Page 26: Added some test points, which are used for TI testing only. 4. Page 31: Added RC filter(R392=49.9R, C548=33pF, R393=0R) to CS and VOUT pins of DCDC IC U3 TI_LM5141RGER to debug the OV output issue. 5. Page 34: Changed the power of ethernet & USB3.0 hub from TI_TLV75801PDBVR(LDO, 0.5A) to TI_TPS74801DRCCR(LDO, output current 1.5A). 6. Page 17 18: Changed C341, C479...12PCS 10uF feed through capacitor from Murata_NFM18HC106D0G3L(10uF 0603, Out of Stock ) to Murata_NFM21PS106B0J3D(10uF 0805). Second Release, Second prototype, 20PCS PCBA.	Junqing.Xin

# SYSTEM BLOCK DIAGRAM


## BeagleBone AI -64




## DRA829/TDA4VM 3-Phase Dual Leo2.0 PDN-0C

- 6. Signaling Levels: MCU & Main Dual VIO
- 7. End Product Options:
  - a. Compliant high-speed SD Card
  - b. Compliant USB 2.0 data eye
  - c. HS SoC Efuse programming on-board


1. Removing discrete load switch from supplying PMIC's VIO\_IN since PG2.0 PMICs validation testing confirms no excessive glitches on GPIO reset signals during of NVM initialization. Related "Note #2" has been removed.




**Will updated in DVT**




# I2C TREE




# MLB





# DSI



# CSI Interface




# SERDES







## MMC Interface






## UFS Interface




# LPDDR4





# EMIF




# MCU OSPI




## MCU & MAIN GENERAL IO, OSC CLKS



**OSC**




## Tag-Connect




## CLKS

## GENERAL




## USB




USB1 ID Pulled low. J7 SoC in Host Mode.

### USB VBUS Resistor divider circuit


Note: Recommended VBUS circuit for USB connector. Supports 5V VBUS




Note: Recommended VBUS circuit for embedded Hub




## MCU\_RGMII





## MCU ADCs




## MAIN RGMII



# PRG0 & PRG1





# ANALOG POWER 1





# DIGITAL POWER 2

Review Note:  
MMCQ(eMMC), VDDSD\_MMCQ=1.8V Only !!!




Note:

A few Dcaps shown here have been provisioned on PCB layout underneath SoC at individual power ball vias & around perimeter in case additional high-freq decoupling might be needed.

Some Dcaps may be shown as "Do Not Install" (DNI) components if Power Integrity (PI) simulation results for a particular power rail on this EVM PCB design combined with Dcap scheme (value, pkg type, ESL, Loop-Inductance, etc.) results in an impedance response below or equal to the desired target impedance ( $Z_t$ ).

# DIGITAL POWER 3




Note:


A few Dcaps shown here have been provisioned on PCB layout underneath SoC at individual power ball vias & around perimeter in case additional high-freq decoupling might be needed.

Some Dcaps may be shown as "Do Not Install" (DNI) components if Power Integrity (PI) simulation results for a particular power rail on this EVM PCB design combined with Dcap scheme (value, pkg type, ESL, Loop-Inductance, etc.) results in an impedance response below or equal to the desired target impedance ( $Z_t$ ).

## SOC GROUND




# RESET, POWER ON/OFF BUTTONs






## Micro SD CARD INTERFACE




## LEDs






# USB 3.0 HUB


VDD  
Voltage: MIN=0.99V, TYP=1.1V, MAX=1.26V  
Current: 3.0 host / 2 SS Devices in U0 and 2 HS Devices: 554mA



## TYPE-C USB 3.0 Sink Application (UFP) Default



## USB 3.0 DUAL TYPE-A






## PCIe\_M.2\_INTERFACE - SDIO

## Key E


Iout : Estimated 1A (Max)







SILKSCREEN: PCIe M.2 CONN E KEY

### 3.3V To 1V8 Level translator

### 3.3V To 1V8 Level translator





## GB ETHERNET




Layout Note:


Place 1uF and 0.1uF decoupling capacitors as close as possible to component VDD pins, placing the 0.1uF capacitor closest to the pin.




Review Note:

These test points are used for TI testing only!







## EXPANSION HEADER P8




## MCU mikroBUS Header




## Debug



## UART0 is MPU Debug UART.




## EXPANSION HEADER P9




Note: AB21\_SPI7\_CS1 is replaced by AJ21\_PRG1\_PRU0\_GPO17 (PRG1\_PWM0\_B2).

## Debug





# Mini DISPLAY PORT INTERFACE





## USB Type C



The schematic diagram illustrates the fan control circuit. It features two MOSFET drivers, O6 and O5, both BSS138W SOT-323. The circuit is powered by VSYS\_IO\_3V3 and VSYS\_5V0. The fan is connected to a 4P-1.25mm-90D header (J1) with pins 1, 2, 3, and 4. The fan's W2\_FAN\_TACH and W2\_FAN\_PWM pins are connected to the MOSFET drivers. The circuit includes resistors R383, R382, R376, R374, R385, and R384, all 10K. Diodes D48 and D49 are 3.6V DO402. A capacitor C406 is 100nF. The fan is a 4P-1.25mm-90D header (J1) with pins 1, 2, 3, and 4. The fan's W2\_FAN\_TACH and W2\_FAN\_PWM pins are connected to the MOSFET drivers. The circuit includes resistors R383, R382, R376, R374, R385, and R384, all 10K. Diodes D48 and D49 are 3.6V DO402. A capacitor C406 is 100nF.

## 4x Holes for BB Black & Heat sink

**POWER SUPPLY**

**3.3V GENERATION**

TI WEBENCH Simulation Inputs:  
 Vin (min) = 4.5V Vin (max) = 5.5V  
 Vout1 = 3.3V@8A  
 Ta = 25 deg

### (3-Phase Buck supplying VDD\_CPU)

"PCB Notes:

For multi-phase Buck converter configs, route remote sense feedback as follows:


1. Pseudo differential pair traces on same layer & next to primarily power plane segment. Avoid routing near to any noisy/switching signals.
2. Connect each trace, as close as possible, to power & Gnd vias or across Dcap in middle of SOC power ball group.
3. Trace widths = 4-8mil & separation distance = 8-50mil, try to keep traces near each other as best as possible while

For single-phase Buck converters, route remote sense feedback as follows:

1. Single-ended traces on same layer & next to primarily power plane segment as best as possible. Avoid routing near to any noisy/switching signals.
2. Connect each trace, as close as possible, to a power via near in middle of SOC power ball group.
3. Trace widths = 4-8mil

## PMIC- A

Route as Pseudo differential pair trace  
(See "PCB Notes")



Review Note: The LDO1-LDO3 can be configured in bypass mode to be used as a load switch, but LDO4 can not.


PMIC-A uses default I2C ADDR:  
0x48, 0x49, 0x4A & 0x4B

(EVM Bd Setting Default):

<b>LEOA_WDOG_DISABLE</b>	PD (Low)	Enable WDOG
	PU (High)	Disable WDOG



## PMIC - B



PMIC-B uses NVM to set I2C ADDR:  
0x4C, 0x4D, 0x4E & 0x4F


"PCB Notes:  
For multi-phase Buck converter configs, route remote sense feedback as follows:  
1. Pseudo differential pair traces on same layer & next to primary power plane segment. Avoid routing near to any noisy/switching signals.  
2. Connect each trace, as close as possible, to power & Gnd vias or across Decap in middle of SOC power ball group.  
3. Trace widths = 4-8mil & separation distance = 8-50mil, try to keep traces near each other as best as possible while

For single-phase Buck converters, route remote sense feedback as follows:

1. Single-ended traces on same layer & next to primarily power plane segment as best as possible. Avoid routing near to any noisy/switching signals.
2. Connect each trace, as close as possible, to a power via near in middle of SOC power ball group.
3. Trace widths = 4-8mil"


Review Note: The LDO1-LDO3 can be configured in bypass mode to be used as a load switch, but LDO4 can not.

## 3.3V LOAD SWITCH




## VDD\_DDR\_1V1 BUCK REG

Vout=1.1V  
Iout=3A



## ETHERNET POWER


### 3.3V to 2.5V LDO



Ethernet PHY: VDDA2P5=2.5V, I<sub>max</sub>=137mA  
LDO U18 Power In=2.5V, I<sub>max</sub>=662mA  
Total: I<sub>max</sub> = 137mA + 662mA = 799mA  
Power Consumption: (3.3V-2.5V) \* 0.799A = 0.6392W  
Thermal Junction-to-ambient: 0.6392W \* 44.2°C/W=28.25°C

## USB3.0 HUB & ETHERNET POWER

### 3.3V/2.5V to 1.1V LDO



Ethernet PHY: VDD1P0=1.1V, I<sub>max</sub>=108mA  
USB3.0 HUB: VDD=1.1V, I<sub>max</sub>=554mA  
Total: I<sub>max</sub> = 108mA + 554mA = 662mA  
Power Consumption: (2.5V-1.1V) \* 0.662A = 0.9268W  
Thermal Junction-to-ambient: 0.9268W \* 44.2°C/W=40.96°C