

TABLE OF CONTENTS

PAGE	CONTENTS
01	TABLE OF CONTENTS
02	REVISION HISTORY
03	SYSTEM BLOCK DIAGRAM
04	SoC 3-Ph DUAL PMIC PDN-0B
05	SoC: MLB, CSI & DSI INTERFACES
06	SoC: SERDES INTERFACES
07	SoC: MMC & UFS INTERFACES
08	SoC: EMIF & LPDDR4
09	SoC: MCU OSPI
10	SOC: MCU & MAIN GENERAL IO, OSC CLKS
11	SOC: GENERAL & USB
12	MCU_RGMII & ADC, MAIN_RGMII
13	SOC: PRG0 & PRG1
14	SOC: ANALOG POWER 1
15	SOC: DIGITAL POWER 2
16	SOC: DIGITAL POWER 3
17	SOC: GROUND
18	RESET, POWER BUTTONs
19	BOOT MODE CONFIGURATION
20	MICRO SD, LEDs
21	USB 3.0 HUB
22	USB 3.0 TYPE A, TYPE C
23	PCIe_M.2_KEY E
24	MCU GB ETHERNET
25	P8 P9,mikroBUS HEADER,DEBUG
26	Raspberry Pi CSI DSI
27	DISPLAY PORT
28	eMMC, EEPROM
29	POWER INPUT 5V
30	PMIC A


[illegible]

REVISION HISTORY

DATE	REVISION	DESCRIPTION OF CHANGES	AUTHOR
21 Dec 2021	BeagleBone AI-64_SCH_Rev B_211221	1. Initial Production Release, 425PCS PCBA. 2. The PCB Revision for this board is Rev B.	Junqing.Xin
02 Jun 2022	BeagleBone AI-64_SCH_Rev B1_220602	1. There is no changes in SCH, but only updated the PCB Footprint for production. 2. The PCB Revision for this board is Rev B1.	Junqing.Xin

SYSTEM BLOCK DIAGRAM

BeagleBone AI -64




<Variant Name>

DRA829/TDA4VM 3-Phase Dual Leo2.0 PDN-0C


1. SoC performance: Max 2.0GHz clock with SERDES interfaces operational
2. Functional Safety: ASIL-D capable system with independent MCU & Main Processor
3. SDRAM: 32Gb, 4-Die, 32b, 4266MT/s, LPDDR4 mode
4. Boot & Mass Flash: Octal SPI or Hyperflash (SR1.1 only) & eMMC, UFS
5. Low power modes: MCU Only & DDR Retention

- a. Compliant high-speed SD Card
- b. Compliant USB 2.0 data eye
- c. HS SoC Efuse programming on-board


1. Removing discrete load switch from supplying PMIC's VIO_IN since PG2.0 PMICs validation testing confirms no excessive glitches on GPIO reset signals during of NVM initialization. Related "Note #2" has been removed.




MLB





DSI



CSI Interface




SERDES




Note: Place DC blocking caps near SOC


Note: ATB pins to be left unconnected

MMC Interface




UFS Interface








MCU OSPI



MCU & MAIN GENERAL IO, OSC CLKS




OSC




CLKS


Tag-Connect



GENERAL




USB




```
USB1_ID Pulled low. J7 SoC in Host Mode.
```

USB VBUS Resistor divider circuit


Note: Recommended VBUS circuit for USB connector. Supports 5V VBUS




Note: Recommended VBUS circuit for embedded Hub




MCU_RGMII



MCU ADCs





MAIN RGMII




<Variant Name>

PRG0 & PRG1





ANALOG POWER 1



DIGITAL POWER 2

Review Note:
MMCQ(eMMC), VDDSD_MMCQ=1.8V Only !!!




Note:

A few Dcaps shown here have been provisioned on PCB layout underneath SoC at individual power ball vias & around perimeter in case additional high-freq decoupling might be needed.

Some Dcaps may be shown as "Do Not Install" (DNI) components if Power Integrity (PI) simulation results for a particular power rail on this EVM PCB design combined with Dcap scheme (value, pkg type, ESL, Loop-Inductance, etc.) results in an impedance response below or equal to the desired target impedance (Z_t).

DIGITAL POWER 3




Note:


A few Dcaps shown here have been provisioned on PCB layout underneath SoC at individual power ball vias & around perimeter in case additional high-freq decoupling might be needed.



Some Dcaps may be shown as "Do Not Install" (DNI) components if Power Integrity (PI) simulation results for a particular power rail on this EVM PCB design combined with Dcap scheme (value, pkg type, ESL, Loop-Inductance, etc.) results in an impedance response below or equal to the desired target impedance (Zt).

SOC GROUND




RESET, POWER ON/OFF BUTTONs






Boot Mode Configuration




Push-button SW1	Primary Boot Mode	Backup Boot Mode	MCU_BOOTMODE05	MCU_BOOTMODE04	MCU_BOOTMODE03	SYS_BOOTMODE6	SYS_BOOTMODE5	SYS_BOOTMODE4
Open	eMMC(MMC0)	SD Card(MMC1)	0	0	1	0 (Port 0)	0 (8-bit)	0 (1.8V)
Closed	SD Card(MMC1)	SD Card(MMC1)	0	0	0	1 (Port 1)	0 (4-bit)	0 (Filesystem mode)

Primary boot with BOOT normal-open push-button selecting eMMC port 0 (open) or MMC/SD port 1 (closed).

Micro SD CARD INTERFACE




LEDs







USB 3.0 HUB


VDD
Voltage: MIN=0.99V, TYP=1.1V, MAX=1.26V
Current: 3.0 host / 2 SS Devices in U0 and 2 HS Devices: 554mA



TYPE-C USB 3.0 Sink Application (UFP) Default




USB 3.0 DUAL TYPE-A



PCIe_M.2_INTERFACE - SDIO

Key E



Iout : Estimated 1A (Max)









SILKSCREEN: PCIe M.2 CONN E KEY

3.3V To 1V8 Level translator

3.3V To 1V8 Level translator







GB ETHERNET




Layout Note:
Place 1uF and 0.1uF decoupling capacitors as close as possible to component VDD pins, placing the 0.1uF capacitor closest to the pin.


EXPANSION HEADER P8






WKUP UART0 is MCU Debug UART.



EXPANSION HEADER P9



Note: AB3 SPI7 CS1 is replaced by AJ21 PRG1 PRU0 GPO17 (PRG1 PWM0 B2





UART0 is MPU Debug UART.

NOTE:


The RPi camera connector is 3.3V only (GPIO and IIC)!

80	SCL0	IIC Clock pin (Raspberry Pi GPIO45) Typically used for Camera and Displays Internal 1.8K pull up to CM4_3.3V
81	+5V (Input)	4.75V-5.25V Main power input
82	SDA0	IIC Data pin (Raspberry Pi GPIO44) Typically used for Camera and Displays Internal 1.8K pull up to CM4_3.3V
97	Camera_GPIO	Typically used to Shutdown the camera to reduce power. Reassigning this pin to another function isn't recommended. CM4_3.3V signalling

Raspberry Pi Camera Connector x4 Lane




Raspberry Pi Display Connector x4 Lane



<Variant Name>

Mini DISPLAY PORT INTERFACE




USB Type C



POWER SUPPLY

3.3V GENERATION



TI WEBENCH Simulation Inputs:
 Vin (min) = 4.5V Vin (max) = 5.5V
 Vout1 = 3.3V@8A
 Ta = 25 deg

EVM's 3-Phase DUAL PMIC Power Distribution Network (PDN)

(3-Phase Buck supplying VDD_CPU)

"PCB Notes:

For multi-phase Buck converter configs, route remote sense feedback as follows:


1. Pseudo differential pair traces on same layer & next to primarily power plane segment. Avoid routing near to any noisy/switching signals.
2. Connect each trace, as close as possible, to power & Gnd vias or across Dcap in middle of SOC power ball group.
3. Trace widths = 4-8mil & separation distance = 8-50mil, try to keep traces near each other as best as possible while

For single-phase Buck converters, route remote sense feedback as follows:

1. Single-ended traces on same layer & next to primarily power plane segment as best as possible. Avoid routing near to any noisy/switching signals.
2. Connect each trace, as close as possible, to a power via near in middle of SOC power ball group.
3. Trace widths = 4-8mil"

PMIC- A

Route as Pseudo differential pair trace
(See "PCB Notes")



Review Note: The LDO1-LDO3 can be configured in bypass mode to be used as a load switch, but LDO4 can not.


PMIC-A uses default I2C ADDR:
0x48, 0x49, 0x4A & 0x4B

(EVM Bd Setting Default):

LEOA_WDOG_DISABLE	PD (Low)	Enable WDOG
	PU (High)	Disable WDOG

<Variant Name>

 The IoT Hardware Enabler		https://www.seeedstudio.com	
Title: BeagleBone AI-64			
Size: C	Document Number: 30. PMIC A	Rev: B1	
Draw By: Junjing.Xin	Date: Wednesday, June 08, 2022	Sheet: 30 of 32	




PMIC-B uses NVM to set I2C ADDR:
0x4C, 0x4D, 0x4E & 0x4F

"PCB Notes:
For multi-phase Buck converter configs, route remote sense feedback as follows:
1. Pseudo differential pair traces on same layer & next to primarily power plane segment. Avoid routing near to any noisy/switching signals.
2. Connect each trace, as close as possible, to power & Gnd vias or across Dcap in middle of SOC power ball group.
3. Trace widths = 4-8mil & separation distance = 8-50mil, try to keep traces near each other as best as possible while


For single-phase Buck converters, route remote sense feedback as follows:
1. Single-ended traces on same layer & next to primarily power plane segment as best as possible. Avoid routing near to any noisy/switching signals.
2. Connect each trace, as close as possible, to a power via near in middle of SOC power ball group.
3. Trace widths = 4-8mil"

3.3V LOAD SWITCH




VDD_DDR_1V1 BUCK REG

Vout=1.1V
Iout=3A



ETHERNET POWER


3.3V to 2.5V LDO



Ethernet PHY: VDDA2P5=2.5V, Imax=137mA
LDO U18 Power In=2.5V, Imax=662mA
Total: Imax= 137mA + 662mA = 799mA
Power Consumption: (3.3V-2.5V) * 0.799A = 0.6392W
Thermal Junction-to-ambient: 0.6392W * 44.2°C/W=28.25°C

USB3.0 HUB & ETHERNET POWER

3.3V/2.5V to 1.1V LDO



Ethernet PHY: VDD1P0=1.1V, Imax=108mA
USB3.0 HUB: VDD=1.1V, Imax=554mA
Total: Imax = 108mA + 554mA = 662mA
Option 1: VIN_2V5/3V3 = 3.3V
Power Consumption: (3.3V-1.1V) * 0.662A = 1.4564W
Thermal Junction-to-ambient: 1.4564W * 44.2°C/W=64.37°C
Option 2: VIN_2V5/3V3 = 2.5V
Power Consumption: (2.5V-1.1V) * 0.662A = 0.9268W
Thermal Junction-to-ambient: 0.9268W * 44.2°C/W=40.96°C