

PAGE LIST		
PAGE	PAGE NAME	
001	Revision History	
002	002_Block Diagram	
003	003_Power Tree	
004	004_I2C Usage Diagram	
005	005_DCDC & PMIC	
006	006_SoC Power	
007	007_SoC DCAPs	
008	008_SoC DDR & DDR4	
009	009_SoC SDIO & eMMC & SD	
010	010_SoC RGMII & GBE PHY	
011	011_SoC RMII & SPE PHY	
012	012_SoC DDS & HDMI	
013	013_SoC GPIO 3.3V	
014	014_SoC GPIO 1.8V & Bootstrap	
015	015_SoC USB & USB_A & USB_C	
016	016_SoC Reset & MCU	
017	017_SoC CSI & OLDI	
018	018_RTC & ID & DEBUG	
019	019_CC1352P	
020	020_WiFi WL1807MOD	
021	021_BUTTONs & LEDs	
022	022_GROVE &QWIIC &MikroBus &ADC	


REVISION HISTORY				
VER #	DATE	DESCRIPTION OF CHANGES	AUTHOR	
0.20	15 Sep. 2022	DVT1 Board release	qxn	
0.21	Nov. 10, 2022	1. Modify all crystal CL value to match frequency 2. Add serial termination resistors for RGB data lane 3. Add CMC on HDMI output 4. Use WKUP CLKOUTO for WiFi 5. Use MCU_OBSCLK0 for GBE 6. Increase resistance on all board LEDs 7. Remove R243 TP_INT Pulldown 8. Add ferrite bead on Grove and QWIIC 9. Add feed forward capacitor on TLV62595 10. Remove ESDs on HDMI TMDS signals	qxn	
0.22	Dc. 12, 2022	1. Add feed forward capacitor on TLV62595 2. Remove ESDs on HDMI TMDS signals 3. Add ferrite bead on HDMI shield 4. Change R16 and R80 to 0R 5. Change pullup resistors to 2.2k on I2C0-I2C3 6. Change FB30 and FB31 to 0R	qxn	
1.0	Dc. 27, 2022	1. Add testpoint to QWIIC 2. Add serial resistors on I2C0 - I2C3 SCL 3. Add more capacitors on VDD_1V2 4. Add OR on HDMI shield 5. Add series resistor on SPE LED control	qxn	








Power tree 1.0A 230mA OLDI 1.77A 3.3V@3A 2.41A 200mA DC/DC VDDSHV0/1/ TLV62595DMQR VDDSHV_CANUART 250mA Single-Pair Ethernet PoDL 5V 3.77A VDDA_1P8_USB/ USB Type-C VDDA_1P8_CSIRX/ 1.8V@400mA 200mA VDDA_1P8_OLDI/ LDO3 0.46A LDOIN_1/3/4 VDDSHV_MCU/ VDDS_OSC 20mA HDMI 1.0A 0.85V@400mA 80mA LDO2 Buck1/2/3 VDDR_CORE 0.75V@3.5A 0.08A 2850mA Buck2 -LDOIN_2 VDD_CORE Buck1 500mA USB TYPE-A 0.67A 200mA PMIC Buck3 TPS6521901RHBR VDDS_DDR 1.8V@2A 0.87A 200mA VDDSHV2/3/4/6 3.3V/1.8V@400mA 60mA VDDSHV5 100mA VDD5V Testpoint ◆→ VPP 2.5V@400mA 0.195A mikroBus 500mA 100mA VDD3V3 60mA VPP 400mA DDR4 VDD 300mA Micro SD Card 0.14A 150mA VDDIO 100mA eMMC 100mA Grove/Qwiic Connector 135mA VDDA2P5 RTL8211F-VD-CG 30mA 130mA 40mA AVDD 10mA > VDDIO DP83TD510E 10mA 1.0V 0.01A LDO DVDD TLV75801PDBVR 1000mA VBAT 200mA WL1807 10mA VDD33 10mA VDDIO IT66121FN 70mA VDD12 Main 100mA https://www.seeedstudio.com CC1352P seeed studio Title: BeaglePlay Size: Rev: v1.0 003_Power Tree Date: Tuesday, December 27, 2022 Sheet: 3 of 22 Draw By: qxn




























SoC GPIO 1.8V



Bootstrap





Seeed Studio


Title: BeaglePlay


Size: Document Number: 014_SoC GPIO 1.8V & Bootstrap v1.0


Draw By: qxn Date: Tuesday, December 27, 2022 Sheet: 14 of 22














Reset Button

TS23M-BN-PT-PF

L4.7*W3.5*H1.85mm-90D

button2_3p_4d55x2d3x1d88mm

User Button

Layout Noete:
Place TP17 and TP28 close to each other, keep 2.54mm spacing.

SW3

TP17


2

OUT USER_BTN [14]

L4.7*W3.5*H1.85mm-90D button2_3p_4d55x2d3x1d88mm

TS23M-BN-PT-PF

Power Button



LEDs

