FPGA Application Week 13 Exercise

CYEE 10828241 Chen Da-Chuan

May 20, 2023

Contents

1	Exe	rcise 13-1 Signal Tap Logic Analyzer	1		
	1.1	Objective	1		
	1.2	Result			
2	Exe	rcise 13-2 Delay functionality with 7-segment display	2		
	2.1	Objective	2		
	2.2	Operation			
		Code			
		Result			
3	Exercise 13-3 Modify ROM instruction				
	3.1	Objective	3		
	3.2	Code	3		
	3.3	Result	4		
Li	st o	f Figures			
	1	Signal Tap Logic Analyzer	2		
	2	SEG7_LUT_6, 7-segment display driver			
	3	SEG7_ctr, main module			
	4	New ROM commands			
Li	st o	of Tables			
	1	Homework 13-2 Operation detail	2		

1 Exercise 13-1 Signal Tap Logic Analyzer

1.1 Objective

Add additional nodes of counter output to the Signal Tap Logic Analyzer and observe the waveform. This can be achieved by modify the WIDTH parameter of the clock divider module.

1.2 Result

With much larger WIDTH, the clock divider module will output a much slower clock signal, which can be observed by the Signal Tap Logic Analyzer.




Figure 1: Signal Tap Logic Analyzer

2 Exercise 13-2 Delay functionality with 7-segment display

2.1 Objective

Use different clock speed to display CPU register value on the 7-segment display.

2.2 Operation

Table 1: Homework 13-2 Operation detail

type	var	operation
input	clk	clock signal
inout	B1-2	memory bank 1-2
output	HEX0-5	7-segment display
output	B0, B3-15	memory bank 0, 3-15

2.3 Code

We need to modify the PIN assignments with DE10 user manual.

```
| The control of the
```

Figure 3: SEG7_ctr, main module

Figure 2: SEG7_LUT_6, 7-segment display driver

- 1. Figure 2 Line1-12: Define 7-segment display driver consisted with 6 identical submodules.
- 2. Figure 3 Line21-43: Define submodules that turns on and off each segment and dot of the 7-segment display.
- 3. Figure 3 Line11-12: Generate a divided clock signal with clock divider module.
- 4. Figure 3 Line14-14: Use CPU to execute program in ROM.
- 5. Figure 3 Line16-16: use register value in CPU to drive the 7-segment display.

2.4 Result

Recorded video is available at https://youtu.be/AqM1ElJOkSM.

3 Exercise 13-3 Modify ROM instruction

3.1 Objective

Set the same delay time for B3 = FF and B3 = 00 by modifying ROM commands.

3.2 Code

1	1111000000000111
2	11110100111111111
3	1110001100000000
4	0011000000000100
5	11110100111111111
6	1111001111111111
7	00110000000000001
8	0010111111110111
9	0000000000000000
10	0000000000000000
11	1101010000000001
12	0101111111111100
13	00010000000000000

Figure 4: New ROM commands

For line 2 and 5, they are responsible for setting register value that controls how long do we want to delay. Therefore we should give them the same value in both lines.

3.3 Result

Recorded video is available at https://youtu.be/yLjpn83MYnM.