

FPGA Application Week 13 Exercise

CYEE 10828241 Chen Da-Chuan

May 20, 2023

Contents

1	Exercise 13-1 Signal Tap Logic Analyzer	1
1.1	Objective	1
1.2	Result	1
2	Exercise 13-2 Delay functionality with 7-segment display	2
2.1	Objective	2
2.2	Operation	2
2.3	Code	2
2.4	Result	3
3	Exercise 13-3 Modify ROM instruction	3
3.1	Objective	3
3.2	Code	3
3.3	Result	4

List of Figures

1	Signal Tap Logic Analyzer	2
2	SEG7_LUT_6, 7-segment display driver	3
3	SEG7_ctr, main module	3
4	New ROM commands	3

List of Tables

1	Homework 13-2 Operation detail	2
---	--	---

1 Exercise 13-1 Signal Tap Logic Analyzer

1.1 Objective

Add additional nodes of counter output to the Signal Tap Logic Analyzer and observe the waveform.
This can be achieved by modify the WIDTH parameter of the clock divider module.

1.2 Result

With much larger WIDTH, the clock divider module will output a much slower clock signal, which can be observed by the Signal Tap Logic Analyzer.


```

1 module SEG7_LUT_6(oseg0, oseg1, oseg2, oseg3, oseg4, oseg5, t0t6, t0t7);
2 input [1:0] t0t6;
3 input [1:0] t0t7;
4 output [7:0] oseg0, oseg1, oseg2, oseg3, oseg4, oseg5;
5
6 seg7_lut u0 (oseg0, t0t6[1], t0t6[0]);
7 seg7_lut u1 (oseg1, t0t6[1], t0t6[0]);
8 seg7_lut u2 (oseg2, t0t6[1], t0t6[0]);
9 seg7_lut u3 (oseg3, t0t6[1], t0t6[0]);
10 seg7_lut u4 (oseg4, t0t6[1], t0t6[0]);
11 seg7_lut u5 (oseg5, t0t6[1], t0t6[0]);
12
13 endmodule
14
15 module SEG7_LUT(oseg0, t0t6, t0t7);
16 input [1:0] t0t6;
17 input t0t7;
18 output reg [7:0] oseg0;
19
20 always @(t0t6 or t0t7)
21 begin
22     case(t0t6)
23         1'b00: oseg0 = {t0t7, 7'b0000000};
24         1'b01: oseg0 = {t0t7, 7'b0111000};
25         1'b10: oseg0 = {t0t7, 7'b0100100};
26         1'b11: oseg0 = {t0t7, 7'b0110000};
27         1'b00: oseg0 = {t0t7, 7'b0001000};
28         1'b01: oseg0 = {t0t7, 7'b0011000};
29         1'b10: oseg0 = {t0t7, 7'b0000100};
30         1'b11: oseg0 = {t0t7, 7'b0011000};
31         1'b00: oseg0 = {t0t7, 7'b0000000};
32         1'b01: oseg0 = {t0t7, 7'b0000100};
33         1'b10: oseg0 = {t0t7, 7'b0000000};
34         1'b11: oseg0 = {t0t7, 7'b0000100};
35         1'b00: oseg0 = {t0t7, 7'b0000001};
36         1'b01: oseg0 = {t0t7, 7'b0000101};
37         1'b10: oseg0 = {t0t7, 7'b0000001};
38         1'b11: oseg0 = {t0t7, 7'b0000101};
39         1'b00: oseg0 = {t0t7, 7'b0000110};
40         1'b01: oseg0 = {t0t7, 7'b0000110};
41         1'b10: oseg0 = {t0t7, 7'b0000110};
42         1'b11: oseg0 = {t0t7, 7'b0000110};
43     endcase
44 end
45 endmodule

```

Figure 2: SEG7_LUT_6, 7-segment display driver

```

1 //module SEG7_ctr (clk, B1, B2, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5);
2 module SEG7_ctr (clk, B1, B2, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, B0, B3, B4, B5, B6, B7, B8, B9, B10, B11, B12, B13, B14, B15);
3 input clk;
4 input [7:0] B1, B2;
5 output [7:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
6 //wire [7:0] B0, B3, B4, B5, B6, B7, B8, B9, B10, B11, B12, B13, B14, B15;
7 output [7:0] B0, B3, B4, B5, B6, B7, B8, B9, B10, B11, B12, B13, B14, B15;
8 wire div_clk;
9
10 div_2_17 inst1 (.clk(clk), .enable(1'b1), .reset(1'b0), .q(div_clk));
11
12 defparam inst1.WIDTH = 19;
13
14 cpu_v inst2 (.clk(div_clk), .B0(B0), .B1(B1), .B2(B2), .B3(B3), .B4(B4), .B5(B5), .B6(B6), .B7(B7), .B8(B8), .B9(B9), .B10(B10), .B11(B11), .B12(B12), .B13(B13), .B14(B14), .B15(B15));
15 SEG7_LUT_6 inst3 (.oseg0(HEX0), .oseg1(HEX1), .oseg2(HEX2), .oseg3(HEX3), .oseg4(HEX4), .oseg5(HEX5), .t0t6({B'h00, B4, B3, B0}), .t0t7({B'h00, B4, B3, B0}));
16
17 endmodule
18
19

```

Figure 3: SEG7_ctr, main module

1. Figure 2 Line1-12: Define 7-segment display driver consisted with 6 identical submodules.
2. Figure 3 Line21-43: Define submodules that turns on and off each segment and dot of the 7-segment display.
3. Figure 3 Line11-12: Generate a divided clock signal with clock divider module.
4. Figure 3 Line14-14: Use CPU to execute program in ROM.
5. Figure 3 Line16-16: use register value in CPU to drive the 7-segment display.

2.4 Result

Recorded video is available at <https://youtu.be/AqM1ElJ0kSM>.

3 Exercise 13-3 Modify ROM instruction

3.1 Objective

Set the same delay time for $B3 = FF$ and $B3 = 00$ by modifying ROM commands.

3.2 Code

```

1 1111000000000111
2 1111010011111111
3 1110001100000000
4 0011000000000100
5 1111010011111111
6 1111001111111111
7 0011000000000001
8 0010111111110111
9 0000000000000000
10 0000000000000000
11 1101010000000001
12 0101111111111100
13 0001000000000000

```

Figure 4: New ROM commands

For line 2 and 5, they are responsible for setting register value that controls how long do we want to delay. Therefore we should give them the same value in both lines.

3.3 Result

Recorded video is available at <https://youtu.be/yLjpn83MYnM>.