FPGA Application Week 12 Exercise

CYEE 10828241 Chen Da-Chuan

May 17, 2023

Contents

1		rcise 12-1 Design a frequency divider	1	
	1.1 1.2	Objective	1 2	
	1.2	'	2	
		Result	3	
	1.7	Neguit	3	
2	Exe	rcise 12-2 LEDs blink with different parameter	3	
	2.1	Objective	3	
	2.2	Operation	3	
	2.3	Code	3	
	2.4	Result	4	
3	Exe	rcise 12-3 Find PIN assignments for 7-segment displays	4	
4	Арр	pendix	5	
T	iet n	of Figures		
L	131 0	i riguics		
	1	Main file	2	
	2	Test file	2	
	3	12-1	3	
	4	Main file	3	
	5	Page 1	4	
	6	Page 2	4	
L	ist o	of Tables		
	1	Homework 12-1 Operation detail		
	2	Homework 12-2 Operation detail		
	3	Homework 12-2 16bits ROM commands		
	4	16bits ROM commands	5	

1 Exercise 12-1 Design a frequency divider

1.1 Objective

Code an adjustable frequency divider.

1.2 Operation

Table 1: Homework 12-1 Operation detail

type	var	operation
input	ut clk clock sign	
input	enable	enable signal
input	reset	reset signal
output reg	ıt reg count counter register numl	
output	Q	divided clock signal

1.3 Code

Figure 1: Main file

Figure 2: Test file

Note: Line24 in Figure 1 should have ">=" instead of "=". Or else the output signal will not have exactly 50% duty cycle.

- 1. Figure 1 Line4-10: Declare module, parameter, input, output.
- 2. Figure 1 Line15-16: If triggered by clock or reset signal, if reset is high, reset counter register number to 0.
- 3. Figure 1 Line18-19: If triggered by clock or reset signal, if enable is high, if counter register number is less then 10, add 1 to counter register number.
- 4. Figure 1 Line21-22: If triggered by clock or reset signal, if enable is high, if counter register number is 10, reset counter register number to 0.
- 5. Figure 1 Line24-24: If counter register number is larger then 5, output Q is high, else output Q is low.
- 6. Figure 2 Line1-6: Declare timescale, module, register, and wire.
- 7. Figure 2 Line8-14: Include main file for testing.
- 8. Figure 2 Line16-21: Set initial value for input.
- 9. Figure 2 Line23-23: Alternate clock signal every 5ns.

1.4 Result




Figure 3: 12-1

2 Exercise 12-2 LEDs blink with different parameter

2.1 Objective

Use the frequency divider to slow down clock speed and make LEDs blink with previously built frequency divider.

2.2 Operation

Table 2: Homework 12-2 Operation detail

type	var	operation
input	clk	clock signal
inout	B1	memory bank 1
inout	B2	memory bank 2
output	ВО	memory bank 0
output	В3	memory bank 3
output	B4	memory bank 4
output	B5	memory bank 5
output	В6	memory bank 6
output	В7	memory bank 7
output	В8	memory bank 8
output	В9	memory bank 9
output	B10	memory bank 10
output	B11	memory bank 11
output	B12	memory bank 12
output	B13	memory bank 13
output	B14	memory bank 14
output B1		memory bank 15

2.3 Code

```
module lad_ctr (clk, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 810, 811, 812, 813, 814, 815);
input clk:
input c
```

Figure 4: Main file

- 1. Figure 4 Line1-5: Declare module, input, output, and wire.
- 2. Figure 4 Line7-8: Include frequency divider module and divide 50MHz clock signal by $2^{15} = 32768$ resulting in 1525.87890625Hz.
- 3. Figure 4 Line10-10: Include CPU module with divided clock signal.

Table 3: Homework 12-2 16bits ROM commands

102	1.021	ı	1	
16'b	16'h	operation	description	
1111000000000111	F007	IOR A0 D07	set B1 and B2 as output	
1111010000001111	F40F	IOR A4 D0f	set R4 as 8h'07	
1110001100000000	E300	IAND A3 D00	set R3 as 8h'00	
0011000000000100	3004	CALL PC+P004+3	call delay function at 4h'3+4'h4+4'h3=4'ha	
1111010011111111	F4FF	IOR A4 Dff	set R4 as 8'hff	
1111001111111111	F3FF	IOR A3 Dff	set R3 as 8'hff	
00110000000000001	3001	CALL PC+P001+3	call delay function at 4'h6+4'h1+4'h3=4'ha	
00101111111110111	2FF7	JUMP PC+Pff7+3	call loop function at 4'h7+12'hff7+4'h3=4	
0000000000000000	0000	NOP		
0000000000000000	0000	NOP		
11010100000000001	F401	IOR A4 D01	set R4 as R4-1	
0101111111111100	5FFC	JNZ PC+Pffc+3	jnz at 4'hb+12'hffc+4'h3=4'ha	
00010000000000000	1000	RET	return	

Note: A is address, D is data, P is program counter

2.4 Result

Result video is available at:

- 1. Divider width=15: https://youtu.be/ihPXbj8fZjU.
- 2. Divider width=17: .

3 Exercise 12-3 Find PIN assignments for 7-segment displays

3. 4 Using the 7-segment Displays

The DE10-Lite board has six 7-segment displays to display numbers. Figure 3-17 shows the connection of seven segments (common anode) to pins on MAX 10 FPGA. The segment can be turned on or off by applying a low logic level or high logic level from the FPGA, respectively.

Each segment in a display is indexed from 0 to 6 and DP (decimal point), with corresponding positions given in Figure 3–17. Table 3–6 shows the pin assi zgnment of FPGA to the 7-segment displays.




Figure 3-17 Connections between the 7-segment display HEX0 and the MAX 10 FPGA

Signal Name	FPGA Pin No.	Description	I/O Standard
HEX00	PIN_C14	Seven Segment Digit 0[0]	3.3-V LVTTL
HEX01	PIN_E15	Seven Segment Digit 0[1]	3.3-V LVTTL
HEX02	PIN_C15	Seven Segment Digit 0[2]	3.3-V LVTTL
HEX03	PIN_C16	Seven Segment Digit 0[3]	3.3-V LVTTL
HEX04	PIN_E16	Seven Segment Digit 0[4]	3.3-V LVTTL
HEX05	PIN_D17	Seven Segment Digit 0[5]	3.3-V LVTTL
HEX06	PIN_C17	Seven Segment Digit 0[6]	3.3-V LVTTL
HEX07	PIN_D15	Seven Segment Digit 0[7], DP	3.3-V LVTTL
HEX10	PIN_C18	Seven Segment Digit 1[0]	3.3-V LVTTL
HEX11	PIN_D18	Seven Segment Digit 1[1]	3.3-V LVTTL
HEX12	PIN_E18	Seven Segment Digit 1[2]	3.3-V LVTTL
HEX13	PIN B16	Seven Segment Digit 1[3]	3.3-V LVTTL

Figure 5: Page 1

PIN_A17	Seven Segment Digit 1[4]	3.3-V LVTTL
		0.0 * 2****
PIN_A18	Seven Segment Digit 1[5]	3.3-V LVTTL
PIN_B17	Seven Segment Digit 1[6]	3.3-V LVTTL
PIN_A16	Seven Segment Digit 1[7], DP	3.3-V LVTTL
PIN_B20	Seven Segment Digit 2[0]	3.3-V LVTTL
PIN_A20	Seven Segment Digit 2[1]	3.3-V LVTTL
PIN_B19	Seven Segment Digit 2[2]	3.3-V LVTTL
PIN_A21	Seven Segment Digit 2[3]	3.3-V LVTTL
PIN_B21	Seven Segment Digit 2[4]	3.3-V LVTTL
PIN_C22	Seven Segment Digit 2[5]	3.3-V LVTTL
PIN_B22	Seven Segment Digit 2[6]	3.3-V LVTTL
PIN_A19	Seven Segment Digit 2[7], DP	3.3-V LVTTL
PIN_F21	Seven Segment Digit 3[0]	3.3-V LVTTL
PIN_E22	Seven Segment Digit 3[1]	3.3-V LVTTL
PIN_E21	Seven Segment Digit 3[2]	3.3-V LVTTL
PIN_C19	Seven Segment Digit 3[3]	3.3-V LVTTL
PIN_C20	Seven Segment Digit 3[4]	3.3-V LVTTL
PIN_D19	Seven Segment Digit 3[5]	3.3-V LVTTL
PIN_E17	Seven Segment Digit 3[6]	3.3-V LVTTL
PIN_D22	Seven Segment Digit 3[7], DP	3.3-V LVTTL
PIN_F18	Seven Segment Digit 4[0]	3.3-V LVTTL
PIN_E20	Seven Segment Digit 4[1]	3.3-V LVTTL
PIN_E19	Seven Segment Digit 4[2]	3.3-V LVTTL
PIN_J18	Seven Segment Digit 4[3]	3.3-V LVTTL
PIN_H19	Seven Segment Digit 4[4]	3.3-V LVTTL
PIN_F19	Seven Segment Digit 4[5]	3.3-V LVTTL
PIN_F20	Seven Segment Digit 4[6]	3.3-V LVTTL
PIN_F17	Seven Segment Digit 4[7], DP	3.3-V LVTTL
PIN_J20	Seven Segment Digit 5[0]	3.3-V LVTTL
PIN_K20	Seven Segment Digit 5[1]	3.3-V LVTTL
PIN_L18	Seven Segment Digit 5[2]	3.3-V LVTTL
PIN_N18	Seven Segment Digit 5[3]	3.3-V LVTTL
PIN_M20	Seven Segment Digit 5[4]	3.3-V LVTTL
PIN_N19	Seven Segment Digit 5[5]	3.3-V LVTTL
PIN_N20	Seven Segment Digit 5[6]	3.3-V LVTTL
PIN_L19	Seven Segment Digit 5[7] , DP	3.3-V LVTTL
	PIN_A16 PIN_B20 PIN_B20 PIN_B20 PIN_B19 PIN_A21 PIN_B21 PIN_B22 PIN_B22 PIN_B21 PIN_C22 PIN_B21 PIN_C20 PIN_B21 PIN_C20 PIN_B21 PIN_C19 PIN_C10 PIN_C10 PIN_C20 PIN_F18 PIN_F19 PIN_F19 PIN_F19 PIN_F19 PIN_F20 PIN_F19 PIN_F1	PIN_A16 Seven Segment Digit 1[7]. DP PIN_B20 Seven Segment Digit 2[0] PIN_B20 Seven Segment Digit 2[0] PIN_B20 Seven Segment Digit 2[1] PIN_B21 Seven Segment Digit 2[2] PIN_B21 Seven Segment Digit 2[5] PIN_B22 Seven Segment Digit 2[6] PIN_B22 Seven Segment Digit 2[7]. DP PIN_F21 Seven Segment Digit 3[0] PIN_F21 Seven Segment Digit 3[1] PIN_F21 Seven Segment Digit 3[2] PIN_F21 Seven Segment Digit 3[2] PIN_F22 Seven Segment Digit 3[2] PIN_F23 Seven Segment Digit 3[2] PIN_F24 Seven Segment Digit 3[3] PIN_C29 Seven Segment Digit 3[4] PIN_C19 Seven Segment Digit 3[6] PIN_C19 Seven Segment Digit 3[6] PIN_D19 Seven Segment Digit 4[7] PIN_D20 Seven Segment Digit 4[1] PIN_E10 Seven Segment Digit 4[1] PIN_E11 Seven Segment Digit 4[2] PIN_F19 Seven Segment Digit 4[3] PIN_F19 Seven Segmen

Figure 6: Page 2

4 Appendix

Table 4: 16bits ROM commands

T	ъ	[1 = 10] (4]] (4]	[11.0]	r= 41	10.01
Instruction	Description	[15:12] (4'd/4'h)	[11:8]	[7:4]	[3:0]
NOP	No Operation	0000/0	N/A	N/A	N/A
RET	Return	0001/1	N/A	N/A	N/A
JUMP	Unconditional Jump	0010/2	P[11:8]	P[7:4]	P[3:0]
CALL	Unconditional Call	0011/3	P[11:8]	P[7:4]	P[3:0]
JZ	Jump if Zero	0100/4	P[11:8]	P[7:4]	P[3:0]
JNZ	Jump if Not Zero	0101/5	P[11:8]	P[7:4]	P[3:0]
JC	Jump if carry flag is zero	0110/6	P[11:8]	P[7:4]	P[3:0]
JNC	Jump if carry flag is not zero	0111/7	P[11:8]	P[7:4]	P[3:0]
ADD	Add two registers	1000/8	R1	R2	R3
SUB	Subtract two registers	1001/9	R1	R2	R3
AND	Bitwise AND two registers	1010/A	R1	R2	R3
OR	Bitwise OR two registers	1011/B	R1	R2	R3
IADD	Add a register and an immediate value	1100/C	R1	I[7:4]	I[3:0]
ISUB	Subtract a register and an immediate	1101/D	R1	I[7:4]	I[3:0]
IAND	Bitwise AND a register and an imm.	1110/E	R1	I[7:4]	I[3:0]
IOR	Bitwise OR a register and an imm.	1111/F	R1	I[7:4]	I[3:0]

Note: R3 stores the result of operation R1 and R2, P stands for PC.