FPGA Application Week 14 Exercise

CYEE 10828241 Chen Da-Chuan

May 26, 2023

Contents

1 Exercise 14-1 Use a state machine to play song automatically				
1.1	Objective	1		
1.2	Operation	1		
1.3	Operation	2		
1.4	Result	2		
Listo	of Figures			
List				
1	de10_lite, top-level module	2		
2	div_2_17, clock divider	2		
3	div_2_17, clock divider	2		
List o	of Tables			
1	Exercise 14-1 Operation detail	1		

1 Exercise 14-1 Use a state machine to play song automatically

1.1 Objective

Each states in the state machine is going to play a note, and the state machine is going to enable us to program a sequential notes to play a song and automatically returns to the start.

1.2 Operation

Table 1: Exercise 14-1 Operation detail

type	I/O	operation
input	MAX10_CLK1_50	50 <i>MHz</i> clock signal
input	SW[0]	reset state machine
input	SW[1]	play music
output	HEX0 + HEX3	tone (ex: C1 as 11)

1.3 Code

```
Figure 1: de10_lite, top-level module
```

```
// Quartus Prime Verilog Template
// Binary counter
// Binary counter
// Binary counter
// Binary counter
// Grammeter wIDTH=17)
// Grammeter wIDTH=17)
// For input clk, enable, reset, output reg (wIDTH=1:0) count,
// Quartus Prime WIDTH=1:0] count,
// Counter Q
// Reset if needed, or increment if counting is enabled abuys @ (posedge clk or posedge reset)
// Reset if needed, or increment if counting is enabled abuys @ (posedge clk or posedge reset)
// Counter Or increment if counting is enabled abuys @ (posedge clk or posedge reset)
// Counter Or increment if counting is enabled abuys @ (posedge clk or posedge reset)
// Counter Or increment if counting is enabled abuys @ (posedge clk or posedge reset)
// Counter Or increment if counting is enabled abuys @ (posedge clk or posedge reset)
// Counter Or increment if counting is enabled abuys @ (posedge clk or posedge reset)
// Counter Or increment if counting is enabled abuys @ (posedge clk or posedge reset)
// Counter Or increment if counting is enabled abuys @ (posedge clk or posedge reset)
// Counter Or increment if counting is enabled abuys @ (posedge clk or posedge reset)
// Counter Or increment if counting is enabled abuys @ (posedge clk or posedge reset)
// Counter Or increment if counting is enabled abuys @ (posedge clk or posedge reset)
// Counter Or increment if counting is enabled abuys @ (posedge clk or posedge reset)
// Counter Or increment if counting is enabled abuys @ (posedge clk or posedge reset)
// Counter Or increment if counting is enabled abuys @ (posedge clk or posedge reset)
// Counter Or increment if counting is enabled abuys @ (posedge clk or posedge reset)
```

Figure 2: div_2_17, clock divider

Figure 3: play_music_ctl, music playing state machine

- 1. Figure 1 Line118-123: State machine, playing music with given clock signal.
- 2. Figure 1 Line125-131: Clock divider, divide the system clock speed (50MHz) to 0.745Hz, which switches the state of state machine every 1.34s.
- 3. Figure 1 Line133-137: Note to frequency converter, convert the note to frequency and use GPIO PIN to drive buzzer.
- 4. Figure 1 Line139-147: 7-segment display driver, display the current playing note.
- 5. Figure 2 Line4-23: Clock divider, the exact same design from the previous class with adjustable parameter.
- 6. Figure 3 Line17-30: Defines the output of each state of the state machine.
- 7. Figure 3 Line33-56: Defines how the state machine switches between states.

1.4 Result

The result is recorded and available at https://youtu.be/xu-PDqTD7cE.