FPGA Application Week 5 Homework

CYEE 10828241 Chen Da-Chuan

March 26, 2023

Contents

1	Cou	nter co	ntrolled with button and switch	3
	1.1	Withou	ut debounce	٠
		1.1.1	Objective	٠
		1.1.2	Operation	٠
		1.1.3	Code	٠
		1.1.4	Execution Result	4
	1.2	With d	lebounce	4
		1.2.1	Objective	4
		1.2.2	Operation	4
		1.2.3	Code	4
		1.2.4	Execution Result	١
_	_	_		
2	2.1		ntrolled with chip internal clock	
	2.1	2.1.1	Objective	ف
		2.1.1	Objective	ف
		2.1.2	·	ف
		2.1.3	Code	٤
	2.2		Execution Result	(
	2.2		er with frequency divider by 5	(
		2.2.1	Objective	(
		2.2.2	Operation	
		2.2.3	Code	
	2.2	2.2.4	Execution Result	
	2.3		er with frequency divider by 10	Č
		2.3.1	Objective	2
		2.3.2	Operation	2
		2.3.3	Code	2
		2.3.4	Execution Result	(
	2.4		er with frequency divider by 10 with dislocation	
		2.4.1	Objective	
		2.4.2	Operation	
		2.4.3	Code	
		2.4.4	Execution Result	
	2.5		er with frequency divider by 50×10	
		2.5.1	Objective	
		2.5.2	Operation	
		2.5.3	Code	
		2.5.4	Execution Result	
	2.6		er with frequency divider by 10×10	
		2.6.1	Objective	
		2.6.2	Operation	
		2.6.3	Code	
		2.6.4	Execution Result	
	27	Counto	or with fraguonay dividar by 24x60x60	í

	2.7.1 Objective	
	2.7.2 Operation	
	2.7.3 Code	
	2.7.4 Execution Result	18
List	of Figures	
1	Top level module	3
2	"COUNTER_BUTTON" sub-module	
3	Top level module	
4	"COUNTER_DEBOUNCE" sub-module	
5	Top level module	
6	Simulation code	5
7	Simulation result	6
8	Top level module	7
9	Simulation code	7
10	Simulation result	8
11	Top level module	
12	Simulation code	9
13	Simulation result	
14	Top level module	
15	Simulation code	
16	Simulation result of first 250 ns	
16 17	Top level module	
18	Counter/divider by 10 module	
16 19	,	
-	Counter/divider by 50 module	
20	Simulation code	13
21	Simulation result of first $\frac{1}{500}$ high clock signal	14
22	Simulation result of first $\frac{1}{500}$ low clock signal	14
23	Simulation result of first period of $\frac{1}{500}$ signal	14
24	Circuit diagram of two sub-modules	14
25	Top level modules	
26	Simulation code	
27		
	Simulation result of first $\frac{1}{10}$ high clock signal	
28	Simulation result of first $\frac{1}{100}$ low clock signal	15
29	Simulation result of first period of $\frac{1}{100}$ signa	16
30	Circuit diagram of two sub-modules	16
31	Top level modules	17
32	Sub-module consisted with 2 $\frac{1}{60}$ counter and 1 $\frac{1}{24}$ counter	17
32	$\frac{2}{60}$ counter and $\frac{2}{24}$ counter $\frac{2}{24}$	11
33	$\frac{1}{24}$ counter module	
34	$\frac{1}{c_0}$ counter module	18
35	60 Simulation code	
36	First divider signal rises at the first counter returns to zero	
37	Second divider signal rises at the first counter returns to zero	
38	Third divider signal rises at the third counter returns to zero	
39	Full two period of the third divider signal	
39 40	Circuit diagram of three sub-modules.	
40	Circuit diagram of timee sub-modules	۷0

List of Tables

1	Simulation result of first 210 ns	6
2	Simulation result of first 250 ns	7
3	Simulation result of first 250 ns	9
4	Simulation result of first 250 ns	12

1 Counter controlled with button and switch

1.1 Without debounce

1.1.1 Objective

Code a counter controlled by button and switch. One of the counter is controlled with button and the other is controlled with switch.

1.1.2 Operation

Two buttons and two switches are needed for this code. One button/switch is for counting up and the other is for counting down. Two of the six 7-segment LED is used to display counting result controlled by buttons, the other two is used to display counting result controlled by switches.

1.1.3 Code

Figure 1: Top level module

 $\begin{array}{lll} \mbox{Figure} & 2: & \mbox{"COUNTER_BUTTON"} & \mbox{sub-module} \\ \end{array}$

- 1. figure 1» Line6-27: Define the input and output ports.
- 2. figure 1» Line33-36: Declare wires used for counting switch/button up/down and their corresponding counter.
- 3. figure 1» Line41-44: Declare assign statement for each digit of both counter.
- 4. figure 1» Line46-52: Include the sub-module "COUNTER BUTTON" for both switches and buttons.
- 5. figure 1» Line54-62: Include the 7-segment LED display module assigned with previously calculated digits.
- 6. figure 2» Line1-7: Define the input and output ports.

- 7. figure 2» Line11-15: When either key/switch/reset is triggered, if it's reset signal then reset both counter of key and switch to zero.
- 8. figure 2» Line16-19: When either key/switch/reset is triggered, if it's key[0] then count up.
- 9. figure 2» Line20-23: When either key/switch/reset is triggered, if it's key[1] then count down.
- 10. figure 2» Line24-27: When either key/switch/reset is triggered, if it's switch[0] then count up.
- 11. figure 2» Line28-31: When either key/switch/reset is triggered, if it's switch[1] then count down.

1.1.4 Execution Result

The result of this code is as expected can count multiple times everytime a button or switch is pressed, which is because the FPGA chip can process the same adding or substracting procedure multiple times with its high clock speed.

The result showcasing video is available on YouTube: https://youtu.be/FHwe28Ld71w.

1.2 With debounce

1.2.1 Objective

Code a counter controlled by button and switch. One of the counter is controlled with button and the other is controlled with switch. This is exactly the same as the previous section except that the button and switch are debounced.

1.2.2 Operation

Two buttons and two switches are needed for this code. One button/switch is for counting up and the other is for counting down. Two of the six 7-segment LED is used to display counting result controlled by buttons, the other two is used to display counting result controlled by switches.

1.2.3 Code

Figure 3: Top level module

```
| Imput | Clk, input | Clk, inp
```

Figure 4: "COUNTER DEBOUNCE" sub-module

- 1. figure 3» Line6-27: Define the input and output ports.
- 2. figure 3» Line33-36: Declare wires used for counting switch/button up/down and their corresponding counter.
- 3. figure 3» Line41-44: Declare assign statement for each digit of both counter.

- 4. figure 3» Line46-53: Include the sub-module "COUNTER_DEBOUNCE" for both switches and buttons.
- 5. figure 3» Line55-63: Include the 7-segment LED display module assigned with previously calculated digits.
- 6. figure 4» Line1-8: Define the input and output ports.
- 7. figure 4» Line10-11: Declare register for the previous state of the button/switch.
- 8. figure 4» Line15-19: When its on the positive edge of clock, if the reset signal is triggered, then reset both counter of key and switch to zero.
- 9. figure 4» Line21-24: When its on the positive edge of clock, if the key[0] is triggered and the previous signal is high, then count up.
- 10. figure 4» Line25-28: When its on the positive edge of clock, if the key[1] isn't triggered and the previous signal is low, then count down.
- 11. figure 4» Line29-32: When its on the positive edge of clock, if the switch[0] is triggered and the previous signal is low, then count up.
- 12. figure 4» Line33-36: When its on the positive edge of clock, if the switch[1] isn't triggered and the previous signal is high, then count down.
- 13. figure 4» Line39-42: Store the current state of the button/switch to the register.

1.2.4 Execution Result

The code only add or substract once everytime a button or switch is touched. However, the same code sometimes have maximum value of 99 which is the expected value, sometimes 27.

The result showcasing video is available on YouTube: https://youtu.be/Kn6KyxE9-J4.

2 Counter controlled with chip internal clock

2.1 Counter by 10

2.1.1 Objective

Code a counter controlled by chip internal clock. The counter will count up by 1 everytime the clock is triggered, and reset to zero when it reaches 10.

2.1.2 Operation

This code takes clock and reset signal as input and output the counting result to a 4 bits register.

2.1.3 Code

Figure 5: Top level module

Figure 6: Simulation code

- 1. figure 5» Line1-5: Define the input and output ports.
- 2. figure 5» Line6-12: When its on the positive edge of clock or negative edge of reset, if reset is triggered, reset the counter to zero.
- 3. figure 5» Line13-16: When its on the positive edge of clock, if value of counter is 9 which is the maximum allowed value, then reset the counter to zero.
- 4. figure 5» Line17-18: When its on the positive edge of clock, if value of counter is less than 9, then count up.
- 5. figure 6» Line1-1: Define time unit as 1ns, and time precision as 1ns.
- 6. figure 6» Line5-6: Declare wire for counter value and register for clock and reset signal.
- 7. figure 6» Line8-12: Include and instantiate the counter module.
- 8. figure 6» Line14-21: Set the initial value of signal "clk" and "rst" to zero, and turn "rst" at 15 time unit.
- 9. figure 6» Line23-25: Inverse "clk" every 10 time unit.

2.1.4 Execution Result




Figure 7: Simulation result

Table 1: Simulation result of first 210 ns

rst	count_10 in binary	count_10 in decimal
0	0000	0
1	0001	1
1	0010	2
1	0011	3
1	0100	4
1	0101	5
1	0110	6
1	0111	7
1	1000	8
1	1001	9
1	0000	0

When the reset signal is high, the counter counts up and stores value in register. All the value is correct.

2.2 Counter with frequency divider by 5

2.2.1 Objective

Code a counter triggered with clock, and include a frequency divider by 5.

2.2.2 Operation

This module takes clock and reset signal as input and output the counting result to a 4 bits register and frequency divided clock signal.

2.2.3 Code

Figure 8: Top level module

Figure 9: Simulation code

- 1. figure 8» Line1-6: Define the input and output ports.
- 2. figure 8» Line10-14: When its on the positive edge of clock or negative edge of reset, if reset is triggered, reset the counter and divider register to zero.
- 3. figure 8» Line15-19: When its on the positive edge of clock, if value of counter is 4 which is the maximum allowed value, then reset the counter to zero and invert divider register signal.
- 4. figure 8» Line20-21: When its on the positive edge of clock, if value of counter is less than 4, then count up.
- 5. figure 9» Line1-1: Define time unit as 1ns, and time precision as 1ns.
- 6. figure 9» Line5-7: Declare wire for counter and dividre value, register for clock and reset signal.
- 7. figure 9» Line9-14: Include and instantiate the counter module.
- 8. figure 9» Line16-23: Set the initial value of signal "clk" and "rst" to zero, and turn "rst" at 15 time unit.Lin
- 9. figure 9» Line25-27: Inverse "clk" every 10 time unit.

2.2.4 Execution Result

\mathbf{rst}	<pre>count_10 in binary</pre>	<pre>count_10 in decimal</pre>	clk_div10
0	0000	0	0
1	0001	1	0
1	0010	2	0
1	0011	3	0
1	0100	4	0
1	0000	0	1
1	0001	1	1
1	0010	2	1
1	0011	3	1
1	0100	4	1
1	0000	0	0




Figure 10: Simulation result

When the reset signal is high, the counter counts up and stores value in register. However, because the maximum counter value is 4, the counter will reset to zero after 5 counts. The frequency divider will invert the signal every 5 counts. This makes the counter can't count to 10 while the output divided clock having the period of 10 count which is what we are looking for.

2.3 Counter with frequency divider by 10

2.3.1 Objective

Code a counter triggered with clock, and include a frequency divider by 10. The difference with previous design is that the counter can count properly up to 9 and the output divided clock is still correct.

2.3.2 Operation

This module takes clock and reset signal as input and output the counting result to a 4 bits register and frequency divided clock signal.

2.3.3 Code

- 1. figure 11» Line1-6: Define the input and output ports.
- 2. figure 11» Line10-13: When its on the positive edge of clock or negative edge of reset, if reset is triggered, reset the counter to zero.
- 3. figure 11» Line14-17: When its on the positive edge of clock or negative edge of reset, if value of counter is 9 which is the maximum allowed value, then reset the counter to zero.
- 4. figure 11» Line18-19: When its on the positive edge of clock or negative edge of reset, if value of counter is less than 9, then count up.

```
ule counter_v
input clk,
input rst,
output reg [
output reg
                                [3:0] count_10,
clk_div10
456789011234567890112345678901222345267890123333536
          always @ (posedge clk or negedge rst)
               if (!rst)
begin
                      count_10 <= 0;
                else if (count_10 == 9)
                     count 10 <= 0:
                      count_10 <= count_10 + 1;
           always @ (posedge clk or negedge rst)
      always
| begin
| if (!rst)
| begin
| clk_d
                      clk_div10 <= 0;
                 else if (count_10 < 4 | count_10 == 9)
                     clk_div10 <= 1;
               end
else
    clk_div10 <= 0;</pre>
         endmodule
```

Figure 11: Top level module

Figure 12: Simulation code

- 5. figure 11» Line24-27: When its on the positive edge of clock or negative edge of reset, if reset is triggered, reset the divider register to zero.
- 6. figure 11» Line28-31: When its on the positive edge of clock or negative edge of reset, if value of counter is either 9/0/1/2/3, then set the divider register high.
- 7. figure 11» Line32-33: When its on the positive edge of clock or negative edge of reset, if value of counter is either 4/5/6/7/8, then set the divider register low.
- 8. figure 12» Line1-1: Define time unit as 1ns, and time precision as 1ns.
- 9. figure 12» Line5-7: Declare wire for counter and dividre value, register for clock and reset signal.
- 10. figure 12» Line9-14: Include and instantiate the counter module.
- 11. figure 12» Line16-23: Set the initial value of signal "clk" and "rst" to zero, and turn "rst" at 15 time unit.
- 12. figure 12» Line25-27: Inverse "clk" every 10 time unit.

2.3.4 Execution Result

Table 3: Simulation result of first 250 ns

\mathbf{rst}	count_10 in binary	\mathbf{count} _10 in decimal	clk_div10
0	0000	0	0
1	0001	1	1
1	0010	2	1
1	0011	3	1
1	0100	4	1
1	0101	5	0
1	0110	6	0
1	0111	7	0
1	1000	8	0
1	1001	9	0
1	0000	0	1
1	0001	1	1

When the reset signal is high, the counter counts up and stores value in register. This time the counter can keep the value correct while keeping divided clock signal correct.




Figure 13: Simulation result

2.4 Counter with frequency divider by 10 with dislocation

2.4.1 Objective

Code a slightly simplier counter triggered with clock, and include a frequency divider by 10. The difference with previous design is that the output clock is delayed by 1 clock cycle.

2.4.2 Operation

This module takes clock and reset signal as input and output the counting result to a 4 bits register and frequency divided clock signal.

2.4.3 Code

- 1. figure 14» Line1-6: Define the input and output ports.
- 2. figure 14» Line10-13: When its on the positive edge of clock or negative edge of reset, if reset is triggered, reset the counter to zero.
- 3. figure 14» Line14-17: When its on the positive edge of clock or negative edge of reset, if value of counter is 9 which is the maximum allowed value, then reset the counter to zero.
- 4. figure 14» Line18-19: When its on the positive edge of clock or negative edge of reset, if value of counter is less than 9, then count up.
- 5. figure 14» Line24-27: When its on the positive edge of clock or negative edge of reset, if reset is triggered, reset the divider register to zero.
- 6. figure 14» Line28-31: When its on the positive edge of clock or negative edge of reset, if value of counter is either 0/1/2/3/4, then set the divider register high.
- 7. figure 14» Line32-33: When its on the positive edge of clock or negative edge of reset, if value of counter is either 5/6/7/8/9, then set the divider register low.

Figure 14: Top level module

Figure 15: Simulation code

- 8. figure 15» Line1-1: Define time unit as 1ns, and time precision as 1ns.
- 9. figure 15» Line5-7: Declare wire for counter and dividre value, register for clock and reset signal.
- 10. figure 15» Line9-14: Include and instantiate the counter module.
- 11. figure 15» Line16-23: Set the initial value of signal "clk" and "rst" to zero, and turn "rst" at 15 time unit.
- 12. figure 15» Line25-26: Inverse "clk" every 10 time unit.

2.4.4 Execution Result




Figure 16: Simulation result of first $250~\mathrm{ns}$

Table 4: Simulation result of first 250 ns

rst	count_10 in binary	count_10 in decimal	clk_div10
0	0000	0	0
1	0001	1	1
1	0010	2	1
1	0011	3	1
1	0100	4	1
1	0101	5	1
1	0110	6	0
1	0111	7	0
1	1000	8	0
1	1001	9	0
1	0000	0	0
1	0001	1	1

When the reset signal is high, the counter counts up and stores value in register. With a simplier value limitation, we can still output correct divided clock signal with a delay of 1 clock cycle.

2.5 Counter with frequency divider by 50x10

2.5.1 Objective

Code a slightly simplier counter triggered with clock, and include a frequency divider by 50 and 500. This is consisted with two counter modules, one for 50 and one for 10. The output divided clock signal is one clock cycle delayed.

2.5.2 Operation

This module takes clock and reset signal as input and output the counting result to a 3/5 bits register and frequency divided clock signal of $\frac{1}{50} / \frac{1}{500}$.

2.5.3 Code

```
| Import | I
```

Figure 17: Top level module

```
| Dmodule counter_v5_10(
| input clk, | output reg | (3:0) | count_10, |
| output reg
```

Figure 18: Counter/divider by 10 module

- 1. figure 17» Line1-8: Define the input and output signal of the module.
- 2. figure 17» Line10-15: Include and instantiate the counter/divider by 50 module.
- 3. figure 17» Line17-22: Include and instantiate the counter/divider by 10 module.

Figure 19: Counter/divider by 50 module

Figure 20: Simulation code

- 4. figure 18» Line1-6: Define the input and output signal of the module.
- 5. figure 18» Line10-13: When its on the positive edge of clock or negative edge of reset, if reset is high, then set the counter to zero.
- 6. figure 18» Line14-17: When its on the positive edge of clock or negative edge of reset, if counter register is 9, then reset counter register.
- 7. figure 18» Line18-19: When its on the positive edge of clock or negative edge of reset, if counter register is smaller than 9, then count up.
- 8. figure 18» Line24-27: When its on the positive edge of clock or negative edge of reset, if reset is high, then set the output clock register to zero.
- 9. figure 18» Line28-31: When its on the positive edge of clock or negative edge of reset, if counter register is 0/1/2/3/4, then set the output clock register to high.
- 10. figure 18» Line32-33: When its on the positive edge of clock or negative edge of reset, if counter register is 5/6/7/8/9, then set the output clock register to low.
- 11. figure 19» Line1-6: Define the input and output signal of the module.
- 12. figure 19» Line10-13: When its on the positive edge of clock or negative edge of reset, if reset is high, then set the counter to zero.
- 13. figure 19» Line14-17: When its on the positive edge of clock or negative edge of reset, if counter register is 49, then reset counter register.
- 14. figure 19» Line18-19: When its on the positive edge of clock or negative edge of reset, if counter register is smaller than 49, then count up.
- 15. figure 19» Line24-27: When its on the positive edge of clock or negative edge of reset, if reset is high, then set the output clock register to zero.
- 16. figure 19» Line28-31: When its on the positive edge of clock or negative edge of reset, if counter register is < 25, then set the output clock register to high.
- 17. figure 19» Line32-33: When its on the positive edge of clock or negative edge of reset, if counter register is > 24, then set the output clock register to low.
- 18. figure 20» Line1-1: Define time unit as 1ns, and time precision as 1ns.
- 19. figure 20» Line5-8: Declare wire for counter and dividre value, register for clock and reset signal.

- 20. figure 20» Line10-17: Include and instantiate the counter module.
- 21. figure 20» Line19-26: Set the initial value of signal "clk" and "rst" to zero, and turn "rst" at 15 time unit.
- 22. figure 20» Line28-30: Inverse "clk" every 10 time unit.

2.5.4 Execution Result




Figure 21: Simulation result of first $\frac{1}{500}$ high clock signal




Figure 22: Simulation result of first $\frac{1}{500}$ low clock signal




Figure 23: Simulation result of first period of $\frac{1}{500}$ signal




Figure 24: Circuit diagram of two sub-modules.

In figure 21, the $\frac{1}{50}$ and $\frac{1}{500}$ signal rises at the same time at the first "1" of register. In figure 22 $\frac{1}{500}$ lowers when the register of $\frac{1}{50}$ reaches "6". In figure 24 shows how two sub-modules are connected. From the simulation, we can see that the circuit works fine.

2.6 Counter with frequency divider by 10x10

2.6.1 Objective

Code a slightly simplier counter triggered with clock, and include a frequency divider by 50 and 500. This is consisted with two counter modules both are $\frac{1}{10}$ input clock. The output divided clock signal is one clock cycle delayed.

2.6.2 Operation

This module takes clock and reset signal as input and output the counting result to a 4 bits register and frequency divided clock signal of $\frac{1}{10} / \frac{1}{100}$. Module coded in previous section is also used in this section.

2.6.3 Code

Figure 25: Top level modules

Figure 26: Simulation code

- 1. figure 25» Line1-8: Define the input and output signal of the module.
- 2. figure 25» Line10-15: Include and instantiate the counter module.
- 3. figure 25» Line17-22: Include and instantiate the counter module.
- 4. figure 26» Line1-1: Define time unit as 1ns, and time precision as 1ns.
- 5. figure 26» Line5-8: Declare wire for counter and dividre value, register for clock and reset signal.
- 6. figure 26» Line10-17: Include and instantiate the counter module.
- 7. figure 26» Line19-26: Set the initial value of signal "clk" and "rst" to zero, and turn "rst" at 15 time unit.
- 8. figure 26» Line28-30: Inverse "clk" every 10 time unit.

2.6.4 Execution Result




Figure 27: Simulation result of first $\frac{1}{10}$ high clock signal




Figure 28: Simulation result of first $\frac{1}{100}$ low clock signal



Figure 29: Simulation result of first period of

Figure 30: Circuit diagram of two sub-modules.

In figure 27, the $\frac{1}{10}$ and $\frac{1}{100}$ signal rises at the same time at the first "1" of register. In figure 28 $\frac{1}{100}$ lowers when the register of $\frac{1}{10}$ reaches "6". In figure 30 shows how two sub-modules are connected. From the simulation, we can see that the circuit works fine.

2.7 Counter with frequency divider by 24x60x60

2.7.1 Objective

 $\frac{1}{100}$ signa

Code a slightly simplier counter triggered with clock, and include a frequency divider by 60, 60x60, 60x60x24. This is consisted with three counter module $\frac{1}{60}$, $\frac{1}{60}$, and $\frac{1}{24}$ input clock. The output divided clock signal is without one clock cycle delayed.

2.7.2 Operation

This module takes clock and reset signal as input and output the counting result to a 5/6 bits register and frequency divided clock signal of $\frac{1}{60} \bigg/ \frac{1}{3600} \bigg/ \frac{1}{86400}$.

2.7.3 Code

- 1. figure 31» Line30-32: Declare wire for second, minute, hour counter, and individual clock digit of second, minute, hour.
- 2. figure 31» Line34-34: Declare six digits of clock to display on 7-segment display.
- 3. figure 31» Line40-45: Assign each clock digit to their corresponding calculated value.
- 4. figure 31» Line49-57: When its positive edge of MAX10 chip internal clock 1 or negative edge of reset switch, if reset switch is off, set all clock digit to zero.
- 5. figure 31» Line58-66: When its positive edge of MAX10 chip internal clock 1 or negative edge of reset switch, if reset switch is on, set all clock digit to the counter output.
- 6. figure 31» Line69-75: Include and instantiate the counter module.
- 7. figure 31» Line77-85: Include and instantiate the 7-segment module.
- 8. figure 32» Line1-10: Define the input and output signal of the module.
- 9. figure 32» Line12-17: Include and instantiate the $\frac{1}{60}$ counter module.

```
REG/WIRE declarations
                                 count_second, count_minute;
count_hour;
hour_ten, hour_one, minute_ten, minute_one, second_ten, second_one;
            reg [3:0] digit0, digit1, digit2, digit3, digit4, digit5;
                     gn hour_ten = count_hour/10;
gn hour_one = count_hour%10;
gn minute_ten = count_minute/10;
gn minute_one = count_minute%10;
gn second_ten = count_second/10;
gn second_one = count_second%10;
                                                                                                                                                                                                            @ (posedge MAX10_CLK1_50 or negedge SW[9])
                          (!sw[9])
                                        <= second_one;
<= second_ten;
<= minute_one;
<= minute_ten;
<= hour_one;
<= hour_ten;</pre>
                     ter_v7 u_24hclock(
.clk(MAX10_CLK1_50),
.rst(SW[9]),
.count_60_1(count_second),
.count_60_2(count_minute),
.count_24(count_hour)
                                                                                                                                                                   Figure 32: Sub-module consisted with 2 \frac{1}{60} counter and 1
                                                                                                                                                                           counter
```

Figure 31: Top level modules

digit5, digit4, digit3, digit2, digit1, digit0})

- 10. figure 32» Line19-24: Include and instantiate the $\frac{1}{60}$ counter module.
- 11. figure 32» Line26-31: Include and instantiate the $\frac{1}{24}$ counter module.
- 12. figure 33» Line1-6: Define the input and output signal of the module.
- 13. figure 33» Line10-13: When its positive edge of input clock signal or negative edge of reset switch, if reset switch is off, set the counter register to zero.
- 14. figure 33» Line14-17: When its positive edge of input clock signal or negative edge of reset switch, if counter register is 23, set the counter register to zero.
- 15. figure 33» Line18-21: When its positive edge of input clock signal or negative edge of reset switch, if counter register is not 23, set the counter register plus one.
- 16. figure 33» Line24-27: When its positive edge of input clock signal or negative edge of reset switch, if reset switch is off, set the clock register to zero.
- 17. figure 33» Line28-31: When its positive edge of input clock signal or negative edge of reset switch, if counter register is 23 or < 11, set the clock register as one.
- 18. figure 33» Line32-35: When its positive edge of input clock signal or negative edge of reset switch, if counter register is $11 \le x \le 23$, set the clock register as zero.
- 19. figure 34» Line1-6: Define the input and output signal of the module.
- 20. figure 34» Line10-13: When its positive edge of input clock signal or negative edge of reset switch, if reset switch is off, set the counter register to zero.
- 21. figure 34» Line14-17: When its positive edge of input clock signal or negative edge of reset switch, if counter register is 59, set the counter register to zero.

```
| Import | I
```




Figure 33: $\frac{1}{24}$ counter module

Figure 34: $\frac{1}{60}$ counter module

Figure 35: Simulation code

- 22. figure 34» Line18-19: When its positive edge of input clock signal or negative edge of reset switch, if counter register is not 59, set the counter register plus one.
- 23. figure 34» Line24-27: When its positive edge of input clock signal or negative edge of reset switch, if reset switch is off, set the clock register to zero.
- 24. figure 34» Line29-32: When its positive edge of input clock signal or negative edge of reset switch, if counter register is 59 or < 29, set the clock register as one.
- 25. figure 34» Line33-34: When its positive edge of input clock signal or negative edge of reset switch, if counter register is $29 \le x \le 59$, set the clock register as zero.
- 26. figure 35» Line1-1: Define time unit as 1ns, and time precision as 1ns.
- 27. figure 35» Line5-9: Declare wire of count and clock signal, register of clock and reset signal.
- 28. figure 35» Line11-20: Include and instantiate the counter module.
- 29. figure 35» Line22-29: Set the initial value of signal "clk" and "rst" to zero, and turn "rst" at 15 time unit.
- 30. figure 35» Line31-33: Inverse "clk" every 10 time unit.

2.7.4 Execution Result




Figure 36: First divider signal rises at the first counter returns to zero

This result shows all three clock waveforms rises at the correct time, which means the counter module works correctly. The result showcasing video is available on YouTube: https://youtu.be/w5nGt9CgHuY.




Figure 37: Second divider signal rises at the second counter returns to zero




Figure 38: Third divider signal rises at the third counter returns to zero




Figure 39: Full two period of the third divider signal




Figure 40: Circuit diagram of three sub-modules.