Skip to content

Commit

Permalink
tests/linux: add a RaptorLake hybrid test
Browse files Browse the repository at this point in the history
6 big HT cores, with private L2.
8 small non-HT cores, with L2 shared by 4.

Signed-off-by: Brice Goglin <Brice.Goglin@inria.fr>
  • Loading branch information
bgoglin committed Nov 21, 2023
1 parent f0dc8fa commit eda8f63
Show file tree
Hide file tree
Showing 4 changed files with 99 additions and 0 deletions.
91 changes: 91 additions & 0 deletions tests/hwloc/linux/20em64t-hybrid-1p6c2t+2ca4co1t.console
Original file line number Diff line number Diff line change
@@ -0,0 +1,91 @@
Machine (P#0 total=31GiB DMIProductName="HP EliteBook 840 14 inch G10 Notebook PC" DMIProductVersion= DMIBoardVendor=HP DMIBoardName=8B41 DMIBoardVersion="KBC Version 51.32.00" DMIBoardAssetTag= DMIChassisVendor=HP DMIChassisType=10 DMIChassisVersion= DMIChassisAssetTag= DMIBIOSVendor=HP DMIBIOSVersion="V70 Ver. 01.02.03" DMIBIOSDate=09/13/2023 DMISysVendor=HP)
Package L#0 (P#0 total=31GiB CPUVendor=GenuineIntel CPUFamilyNumber=6 CPUModelNumber=186 CPUModel="13th Gen Intel(R) Core(TM) i7-1370P" CPUStepping=2)
NUMANode L#0 (P#0 local=31GiB total=31GiB)
L3Cache L#0 (P#0 size=24MiB linesize=64 ways=12)
L2Cache L#0 (P#0 size=1280KiB linesize=64 ways=10)
L1dCache L#0 (P#0 size=48KiB linesize=64 ways=12)
L1iCache L#0 (P#0 size=32KiB linesize=64 ways=8)
Core L#0 (P#0)
PU L#0 (P#0)
PU L#1 (P#1)
L2Cache L#1 (P#1 size=1280KiB linesize=64 ways=10)
L1dCache L#1 (P#4 size=48KiB linesize=64 ways=12)
L1iCache L#1 (P#4 size=32KiB linesize=64 ways=8)
Core L#1 (P#4)
PU L#2 (P#2)
PU L#3 (P#3)
L2Cache L#2 (P#2 size=1280KiB linesize=64 ways=10)
L1dCache L#2 (P#8 size=48KiB linesize=64 ways=12)
L1iCache L#2 (P#8 size=32KiB linesize=64 ways=8)
Core L#2 (P#8)
PU L#4 (P#4)
PU L#5 (P#5)
L2Cache L#3 (P#3 size=1280KiB linesize=64 ways=10)
L1dCache L#3 (P#12 size=48KiB linesize=64 ways=12)
L1iCache L#3 (P#12 size=32KiB linesize=64 ways=8)
Core L#3 (P#12)
PU L#6 (P#6)
PU L#7 (P#7)
L2Cache L#4 (P#4 size=1280KiB linesize=64 ways=10)
L1dCache L#4 (P#16 size=48KiB linesize=64 ways=12)
L1iCache L#4 (P#16 size=32KiB linesize=64 ways=8)
Core L#4 (P#16)
PU L#8 (P#8)
PU L#9 (P#9)
L2Cache L#5 (P#5 size=1280KiB linesize=64 ways=10)
L1dCache L#5 (P#20 size=48KiB linesize=64 ways=12)
L1iCache L#5 (P#20 size=32KiB linesize=64 ways=8)
Core L#5 (P#20)
PU L#10 (P#10)
PU L#11 (P#11)
L2Cache L#6 (P#6 size=2048KiB linesize=64 ways=16)
L1dCache L#6 (P#24 size=32KiB linesize=64 ways=8)
L1iCache L#6 (P#24 size=64KiB linesize=64 ways=8)
Core L#6 (P#24)
PU L#12 (P#12)
L1dCache L#7 (P#25 size=32KiB linesize=64 ways=8)
L1iCache L#7 (P#25 size=64KiB linesize=64 ways=8)
Core L#7 (P#25)
PU L#13 (P#13)
L1dCache L#8 (P#26 size=32KiB linesize=64 ways=8)
L1iCache L#8 (P#26 size=64KiB linesize=64 ways=8)
Core L#8 (P#26)
PU L#14 (P#14)
L1dCache L#9 (P#27 size=32KiB linesize=64 ways=8)
L1iCache L#9 (P#27 size=64KiB linesize=64 ways=8)
Core L#9 (P#27)
PU L#15 (P#15)
L2Cache L#7 (P#7 size=2048KiB linesize=64 ways=16)
L1dCache L#10 (P#28 size=32KiB linesize=64 ways=8)
L1iCache L#10 (P#28 size=64KiB linesize=64 ways=8)
Core L#10 (P#28)
PU L#16 (P#16)
L1dCache L#11 (P#29 size=32KiB linesize=64 ways=8)
L1iCache L#11 (P#29 size=64KiB linesize=64 ways=8)
Core L#11 (P#29)
PU L#17 (P#17)
L1dCache L#12 (P#30 size=32KiB linesize=64 ways=8)
L1iCache L#12 (P#30 size=64KiB linesize=64 ways=8)
Core L#12 (P#30)
PU L#18 (P#18)
L1dCache L#13 (P#31 size=32KiB linesize=64 ways=8)
L1iCache L#13 (P#31 size=64KiB linesize=64 ways=8)
Core L#13 (P#31)
PU L#19 (P#19)
depth 0: 1 Machine (type #0)
depth 1: 1 Package (type #1)
depth 2: 1 L3Cache (type #6)
depth 3: 8 L2Cache (type #5)
depth 4: 14 L1dCache (type #4)
depth 5: 14 L1iCache (type #9)
depth 6: 14 Core (type #2)
depth 7: 20 PU (type #3)
Special depth -3: 1 NUMANode (type #13)
CPU kind #0 efficiency 0 cpuset 0x000ff000
FrequencyMaxMHz = 3900
FrequencyBaseMHz = 1400
CPU kind #1 efficiency 1 cpuset 0x00000fff
FrequencyMaxMHz = 5000
FrequencyBaseMHz = 1900
Topology infos: Backend=Linux OSName=Linux OSRelease=6.1.0-13-amd64 OSVersion="#1 SMP PREEMPT_DYNAMIC Debian 6.1.55-1 (2023-09-29)" HostName=vesubie Architecture=x86_64
Topology not from this system
Binary file not shown.
5 changes: 5 additions & 0 deletions tests/hwloc/linux/20em64t-hybrid-1p6c2t+2ca4co1t.test
Original file line number Diff line number Diff line change
@@ -0,0 +1,5 @@
# raptorlake Core i7-1370P with 6 HT P-cores and 8 non-HT E-cores
# hybrid CPUkinds
# TurboBoost Max 3.0 causes different max freqs on big cores
source: 20em64t-hybrid-1p6c2t+2ca4co1t.tar.bz2
target: 20em64t-hybrid-1p6c2t+2ca4co1t.console
3 changes: 3 additions & 0 deletions tests/hwloc/linux/Makefile.am
Original file line number Diff line number Diff line change
Expand Up @@ -34,6 +34,7 @@ sysfs_tests = \
16em64t-4s2ca2c-cpusetreorder-merge.test \
16em64t-4s2ca2c-cpusetreorder.test \
16ia64-8n2s.test \
20em64t-hybrid-1p6c2t+2ca4co1t.test \
20s390-2g6s4c.test \
32amd64-4s2n4c-cgroup2.test \
32em64t-2n8c+dax+nvme+mic+dimms.test \
Expand Down Expand Up @@ -82,6 +83,7 @@ sysfs_tarballs = \
16em64t-4s2c2t.tar.bz2 \
16em64t-4s2ca2c-cpusetreorder.tar.bz2 \
16ia64-8n2s.tar.bz2 \
20em64t-hybrid-1p6c2t+2ca4co1t.tar.bz2 \
20s390-2g6s4c.tar.bz2 \
32amd64-4s2n4c-cgroup2.tar.bz2 \
32em64t-2n8c+dax+nvme+mic+dimms.tar.bz2 \
Expand Down Expand Up @@ -128,6 +130,7 @@ sysfs_console_outputs = \
16em64t-4s2ca2c-cpusetreorder.console \
16em64t-4s2ca2c-cpusetreorder-merge.console \
16ia64-8n2s.console \
20em64t-hybrid-1p6c2t+2ca4co1t.console \
20s390-2g6s4c.console \
32intel64-2p8co2t+8ve.console \
40intel64-4n10c+pci-conflicts.console \
Expand Down

0 comments on commit eda8f63

Please sign in to comment.