Skip to content
bifferos edited this page Aug 28, 2021 · 2 revisions

CPU board pinouts

cpu.jpg

Dimmensions:

CPU J1 JTAG/Console

J1 is 10-way 0.1 inch (2.54mm) pitch SIL (single-in-line) header. Pin 1 is the square pad (on the right in the picture below).

cpu-j1.jpg

Pin Function
1 +3.3v
2 JTAG TMS / GPIO11
3 JTAG TDI / GPIO13
4 JTAG TDO / GPIO9
5 JTAG TCK / GPIO12
6 GND
7 GND
8 Serial console input (3.3v) / GPIO7
9 Serial console output (3.3v) / GPIO8
10 +3.3v

Enabling GPIO on the serial console disconnects the UART from the output pins.

Disabling JTAG

R19 is the JTAG enable pull-up. This is a 10K resistor which pulls the JTAG activation pin high, leaving the JTAG permanently enabled. In the picture the bottom contact connects to +3.3v, the upper contact (yellow arrow) connects to the activation pin. Pulling the activation pin low will disable the JTAG and allow the JTAG pins to be used as GPIO, however a series resistor must be used, since shorting directly to GND will prevent the CPU from booting. Suggested value is 1.2 KOhms.

R19.jpg

CPU J2 IO board interconnect

J2 is a 7-way 0.1 inch pitch SIL, with a male PCB header. It connects to J1 on the IO board.

Pin Function
1 CPU IO Power, 3.3v
2 GND
3 Red LED (RTCRD/GPIO16)
4 IP101a pin9, LED0/PHYAD0
5 USB data
6 USB data
7 CPU Core power, 1.8v

CPU J3 IO board interconnect

J3 is a 7-way 0.1 inch pitch SIL, with a male PCB header. It connects to J2 on the IO board.

Pin Function
1 IP101a pin34, MDI_TP
2 +3.3v
3 IP101a pin32, REGOUT
4 Eth PHY
5 Eth PHY
6 Reset button (RTCAS/GPIO15)
7 IP101a Pin35, AGND

IO board pinouts

io.jpg

Connectors J1 (upper in the picture) and J2 (lower) are 0.1 inch pitch SIL female sockets as described for the CPU board. There are also ethernet, USB and power sockets. The power socket accepts one of the standard 5v wall-wart connectors with 3.5mm outer body and 1.25mm pin. The power socket is identical to some of the sockets found on small powered USB hubs.

The board has two through-hole LEDs. The blue LED indicates power-on, the green network activity. There is also a surface-mount red LED controlled by pin 3 of J1.

Finally, there is a button connected to pin 6 of J2. The pin is pulled high via a pull-up resistor. Pressing the button pulls the pin low.

io_board_small.png