

# Mid-Optical Processing Board


TABLE OF CONTENTS

PAGE	DESCRIPTION
1	Table of Contents and Revision History
2	Block Diagram
3	PWR MON ADC
4	TEMP PLL ADC
5	HEATER ADC 1/2
6	HEATER ADC 2/2
7	Digital Interface Conn
8	Analog Input Conn
9	Analog Output Conn & U.FL
10	Power

REVISION HISTORY


REVISION	DATE	CHANGE DETAILS
0.1	26 March 2021	First Release
0.2	26 April 2021	Updated schematics based after customer's review Ref: <Lark-E Front Middle Schematic Review Notes (From customer)?
0.3	17 May 2021	Pin swap on J60 as per Layout input
0.4	24 May 2021	Pin swap on J57 to enable 180 deg flip

PROJECT NAME	<div><div>fidus</div><div>Fidus Systems</div><div>555 Legget Drive, Suite 800</div></div>		
DESIGN	TITLE		
BM	Mid-Optical Processing Board		
DRAWN	SUBTITLE		
BM	Table of Contents and Revision History		
CHECK	DRAWING NUMBER		REVISION
ID	SK-10600-01		0.4
	RELEASE DATE		SHEET
	24 May 2021		1 OF 11




**TO BE UPDATED**


PROJECT NAME	fidus Fidus Systems 555 Legget Drive, Suite 800		
Velleda			
DESIGN	TITLE		
BM	Mid-Optical Processing Board		
DRAWN	SUBTITLE		
BM	Block Diagram		
CHECK	DRAWING NUMBER		REVISION
ID	SK-10600-01		0.4
	RELEASE DATE		SHEET
	24 May 2021		2 OF 11





PROJECT NAME	<div><div>fidus</div><div>Fidus Systems</div><div>555 Legget Drive, Suite 800</div></div>		
Velleda			
DESIGN	TITLE		
BM	Mid-Optical Processing Board		
DRAWN	SUBTITLE		
BM	Power Monitor ADC		
CHECK	DRAWING NUMBER		REVISION
ID	SK-10600-01		0.4
RELEASE DATE		SHEET	
24 May 2021		3 OF	11

**To be replaced with: LT6656BIS6-3#TRMPBF**





PROJECT NAME		 Fidus Systems 555 Legget Drive, Suite 800	
DESIGN		TITLE	
BM		Mid-Optical Processing Board	
DRAWN		SUBTITLE	
BM		Temperature PLL ADC	
CHECK		DRAWING NUMBER	REVISION
		SK-10600-01	0.4
ID		RELEASE DATE	SHEET
		24 May 2021	4 OF 11






Vmax=7.5V (PS\_TETMx) - 7.9mA






PROJECT NAME	fidus Fidus Systems 555 Legget Drive, Suite 800		
Velleda			
DESIGN	TITLE Mid-Optical Processing Board		
BM	SUBTITLE Heaters DACs 2/2		
DRAWN	DRAWING NUMBER SK-10600-01		REVISION 0.4
BM	RELEASE DATE 24 May 2021		SHEET 6 OF 11
CHECK			
ID			


INPUT POWER FROM FPGA BOARD




Silk Screen: Main PWR



Silk Screen: 3V3





Silk Screen: 5V8





Silk Screen: 5V0\_TEC




Silk Screen: 12V0




Silk Screen: SPI & CTRL




PROJECT NAME	fidus Fidus Systems 555 Legget Drive, Suite 800		
DESIGN	TITLE		
BM	Mid-Optical Processing Board		
DRAWN	SUBTITLE		
BM	Digital Interface Connectors		
CHECK	DRAWING NUMBER		REVISION
ID	SK-10600-01		0.4
RELEASE DATE		SHEET	
24 May 2021		7 OF	11




Silk Screen: Lark PWR




Silk Screen:  
Jumper pins 2-3 ---> Access to Lark NTC via J57 (Default)  
Jumper pins 1-2 ---> Access to NTC via J62 (External)




Silk Screen: RX TIA from Lark











Silk Screen: HTR and MON from Lark




PROJECT NAME	 <div>Fidus Systems 555 Leggett Drive, Suite 800</div>		
Velleda			
DESIGN	TITLE		
BM	Mid-Optical Processing Board		
DRAWN	SUBTITLE		
BM	Analog Input Connectors		
CHECK	DRAWING NUMBER		REVISION
	SK-10600-01		0.4
ID	RELEASE DATE		SHEET
	24 May 2021		8 OF 11







TO FPGA BACK-END BOARD


Silk Screen: RX TIA to Back-End board




I and Q are to be routed differentially




PROJECT NAME	fidus Fidus Systems 555 Legget Drive, Suite 800		
DESIGN	TITLE Mid-Optical Processing Board		
BM	SUBTITLE Analog Output Connectors & U.FL		
DRAWN	DRAWING NUMBER SK-10600-01		REVISION 0.4
CHECK	RELEASE DATE 24 May 2021		SHEET 9 OF 11
ID			












PROJECT NAME	Velleda		
DESIGN	BM		
DRAWN	BM		
CHECK	ID		
ID			
PROJECT NAME		Fidus Systems	
Velleda		555 Legget Drive, Suite 800	
DESIGN		TITLE	
BM		Mid-Optical Processing Board	
DRAWN		SUBTITLE	
BM		Power Block Diagram	
CHECK		DRAWING NUMBER	REVISION
ID		SK-10600-01	0.4
RELEASE DATE		SHEET	
24 May 2021		10 OF	11



Optical Head Board supply



Optical Head Board supply



PROJECT NAME	fidus Fidus Systems 555 Legget Drive, Suite 800		
DESIGN	TITLE Mid-Optical Processing Board		
BM	SUBTITLE Power		
DRAWN	DRAWING NUMBER SK-10600-01		REVISION 0.4
CHECK	RELEASE DATE 24 May 2021		SHEET 11 OF 11
ID			