# **Hardware Architectures and Design for Al**


# Binod Kumar Electrical Engineering Department IIT Jodhpur




Talk at IIT Tirupati (6th April 2022)

## **The Technology Evolution**


**ML: Machine Learning** 



2




Source: CadenceLive 2021




#### IoT Data Input to ML Models (Training vs. Inference)

Al Training & Inference





Raw IoT Data From IoT

#### Al use case: IoT Framework



### **Al Training & Inference at Different Levels**





#### Connected sensors

- Environment monitoring
- Health monitoring
- ✓ Low-power
- √ Robustness

#### Connected cameras

- Crime prevention
- Traffic monitoring
- ✓ Privacy
- ✓ Trustworthiness

#### Connected vehicles

- Smart traffic
- Accident prevention
- Accuracy
- Low-latency


Source: CadenceLive 2021

## **Deep Learning Landscape**




Most of these libraries are open-source and available in Python


## **AI Task Example: Image Recognition**



## **Convolution Neural Network (CNN)**




## **Understanding Convolution Neural Network Opertaions**




A large number of computations are involved!


## **Understanding Deep Learning Operations**



0	0	0	0	0	0	
0	156	155	156	158	158	
0	153	154	157	159	159	
0	149	151	155	158	159	
0	146	146	149	153	158	
0	145	143	143	148	158	
***				225		() (poss

0	0	0	0	0	0	
0	156	155	156	158	158	
0	153	154	157	159	159	7
0	14.9	151	155	158	159	
0	146	146	149	153	158	7
0	145	143	143	148	158	
	2.5	***		****	***	








Input Channel G



Input Channel B

	-8	
-1	-1	1
0	1	-1
0	1	1

2\*2 filter



Filter Channel #1



+

Filter Channel #2


 $k_2$  +


Filter Channel #3

 $(k_3 + b) = p_{ij}$ 

Pooled Feature Map


## **Computations in a CNN: Linear Algebra**





## **Different Hardware Platforms**

- 1. CPU (Central Processing Units)
- 2. GPU (Graphics Processing Units)
- 3. TPU (Tensor Processing Units)
- 4. NPU (Neural Processing Units)
- 5. FPGAs






## **Comparative Evaluation of Different Devices**

7 <u></u>		27.		9
	CPU-based	GPU-based	FPGA-based	ASIC-based
Advantages	Good versatility Lowest price Multitasking High programmability	Medium versatility Massive parallelism Moderate programmability	Customized designs Low latency High performance/watt	Extremely low power Highest performance
Limitations	Limited parallelism	Power hungry	Limited on-chip memory Requires design expertise	High development cost Long Time-To-Market Low flexibility
Example Devices	Arm Cortex-M Series Raspberry Pi Series NanoPi Series Sipeed MAIX Series	Nvidia Jetson Series AMD Ryzen Family Arm Mali GPUs	Xilinx Zynq FPGAs Intel Arria 10 FPGAs Lattice iCE40 FPGAs	Google Edge TPU Ascend 310 processor In-memory chips Neuromorphic chips
Development Tools	Arm NN TensorFlow Lite	TensorRT Intel OpenVino	Intel OpenVino Xilinx Edge AI platform	Apache TVM

## **Computation Challenges: DL Hardware**



### **Challenges with DNN Computations**

Millions of Parameters (i.e., weights)

Billions of computations Need lots of parallel computations

DNN Topology	Number of Weights
AlexNet (2012)	3.98M
VGGnet-16 (2014)	28.25M
GoogleNet (2015)	6.77M
Resnet-50 (2016)	23M
DLRM (2019)	540M
Megatron (2019)	8.3B

This makes CPUs inefficient

PE: Processing Element

RF: Register File

Need to reduce energy


DRAM: Dynamic Random Access Memory


Heavy data movement



This makes GPUs inefficient

## **Technology challenges: There are 4 types of people!**







Ref: Prof. B. Razavi's talk


18

## **Compute Architectures: CPU v/s Accelerator**






## **Challenges in Al Hardware Design & Deployment**




## **Customised Architectures (Accelerators)**


Examples: MIT Eyeriss, Google TPU, ...

Millions of Parameters (i.e., weights)




### **Computations in DNN/CNN**







Extra levels of local memory hierarchy
Smaller, but Faster and more Energy-Efficient


## **Implementing Convolution**









#### Step 1




## **Implementing Convolution**




Step 2







Step 3




### **Accelerators for Computations in DNN/CNN**




### **Different Dataflow Architectures**



Each dataflow architecture has a set of benefits in terms of throughput and resource utilization.




### **Different Dataflow Architectures**




Ref: Heterogeneous Dataflow Accelerators for Multi-DNN Workloads, HPCA 2021

**Processing-In-Memory (PIM)** 


#### Novel architectural considerations:







## **Specialized Techniques**

#### **On-device Training**




#### **Model Compression**







#### **Adaptive Inference**




### **Neural Network Quantization**





## **Quantization Example**

#### Floating Point Values




8-bit Quantized Values

How can we find the right trade-off for a given latency/power constraint for a given hardware platform?

### **Co-design Methodology**

Implementation

Search Space {I}




- Data reuse is the key to achieving high energy efficiency.
- High PE utilization with adaptive on-chip networks is the key to achieving high performance
- Co-design of dataflow and hardware is critical for the optimization of performance, energy efficiency and flexibility for DNN accelerators.


Formulate {A, I} as differentiable

Solve {A, I} simultaneously using


Gradient Descent

## **Al Moving Close to Edge**





## **Al Moving Close to Edge**



Source: CadenceLive 2021


#### **Power Concerns** 1111 15 inch Macbook Pro 2.4 Hours Average Power Dissipation 76Wh = 273.6kJApple: 10h = 7.6 W13 inch Macbook Air | 54Wh = 194.4kJ Apple: 12h = 4.5 W2.5 W 8.4 Hours Eee PC 1000HE | 49Wh = 176kJ Asus: 9.5h = 5.2 W iPad Pro | 41Wh = 147kJ Apple: 10h use = average 4.1W iPhone11 Pro Max | 15Wh = 54kJ 7-7000 mW Hours Video playback: 12h = 1.25 W Kindle Oasis | 0.91Wh = 3.276kJ Ebook Friendly: "15days @ 30m/day" = 7.5h @ 0.12 W average iwatch Series 3 1.07Wh | 3.8kJ 60mW, 18 hours

OZO Digital Pedometer 80μW, 0.72Wh | 1 year

Slide: Courtesy of Xiangyu Yu, and Kurt Keutzer




#### https://www.tinyml.org/




## **Verification of AI Designs/Architectures**

- Property-driven methodology development for hardware designs
- Design size can be relatively small with mix of datapath and control mechanisms
- Verification goals: security and dependability
- Target systems: safety-critical applications (e.g. healthcare)
- Formal guarantees to ensure correct operation under all conditions



### Test Techniques (DFT) for Al Architectures



1. Incremental test-pattern generation (reuse of test patterns for new/optimized version of the design).


2. Core-level pattern generation and retargeting at top-level.

## Some Available Resources (Open-Source)

High-level Al Accelerator Modeling	https://github.com/harvard-acc/ALADDIN
DNN Accelerators Design Space Exploration	https://github.com/ARM-software/SCALE-Sim
CPU/Memory Architecture Modeling	https://www.gem5.org/
Accelerator Modelling (Eyeriss Design, MIT)	https://github.com/taoyilee/clacc
Python-based Modeling of Hardware	https://www.myhdl.org/
DRAM Power & Energy Estimation	https://www.es.ele.tue.nl/drampower/
Running ML Algorithms (in Python)	https://scikit-learn.org/stable/
Open-source ASIC flow	https://theopenroadproject.org/
RTL simulation (Verilog/VHDL)	https://www.edaplayground.com/
Online Platform for ML/DL Training/Inference	https://colab.research.google.com/?utm_source =scs-index
Processing-in-Memory simulator	https://github.com/CMU-SAFARI/ramulator-pim








# **THANK YOU**

All queries be addressed to <a href="mailto:binod@iitj.ac.in">binod@iitj.ac.in</a>



## **Supervised Learning**



### **Unsupervised Learning**

