Skip to content

Commit

Permalink
Added SERIAL flag to the SERIALIZE instruction.
Browse files Browse the repository at this point in the history
CLWB memory operand is subject to load access checks, while CLDEMOTE does not access memory at all (similar to PREFETCH).
  • Loading branch information
vlutas committed Jul 25, 2020
1 parent 4b2f2ae commit d622f56
Show file tree
Hide file tree
Showing 3 changed files with 7 additions and 7 deletions.
6 changes: 3 additions & 3 deletions bddisasm/include/instructions.h
Original file line number Diff line number Diff line change
Expand Up @@ -1505,7 +1505,7 @@ const ND_INSTRUCTION gInstructions[2557] =
0,
0,
0,
OP(ND_OPT_M, ND_OPS_b, 0, ND_OPA_W, 0, 0),
OP(ND_OPT_M, ND_OPS_b, 0, ND_OPA_R, 0, 0),
},

// Pos:111 Instruction:"CLEVICT0 M?" Encoding:"vex m:1 p:3 0xAE /7:mem"/"M"
Expand Down Expand Up @@ -1613,7 +1613,7 @@ const ND_INSTRUCTION gInstructions[2557] =
0,
0,
0,
OP(ND_OPT_M, ND_OPS_b, 0, ND_OPA_W, 0, 0),
OP(ND_OPT_M, ND_OPS_b, 0, ND_OPA_R, 0, 0),
},

// Pos:120 Instruction:"CLZERO" Encoding:"0x0F 0x01 /0xFC"/""
Expand Down Expand Up @@ -16108,7 +16108,7 @@ const ND_INSTRUCTION gInstructions[2557] =
{
ND_INS_SERIALIZE, ND_CAT_MISC, ND_SET_SERIALIZE, 697,
ND_MOD_ANY,
0, 0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_MODRM, ND_CFF_SERIALIZE,
0, 0, ND_OPS_CNT(0, 0), 0, 0, 0, 0, 0, 0, ND_FLAG_SERIAL|ND_FLAG_MODRM, ND_CFF_SERIALIZE,
0,
0,
0,
Expand Down
2 changes: 1 addition & 1 deletion inc/version.h
Original file line number Diff line number Diff line change
Expand Up @@ -7,6 +7,6 @@

#define DISASM_VERSION_MAJOR 1
#define DISASM_VERSION_MINOR 26
#define DISASM_VERSION_REVISION 2
#define DISASM_VERSION_REVISION 3

#endif // _DISASM_VER_H_
6 changes: 3 additions & 3 deletions isagenerator/instructions/table_0F.dat
Original file line number Diff line number Diff line change
Expand Up @@ -36,7 +36,7 @@ VMFUNC nil nil [ NP 0x0F 0x01 /0
XEND nil nil [ NP 0x0F 0x01 /0xD5] s:TSX, t:COND_BR, i:RTM
XTEST nil Fv [ NP 0x0F 0x01 /0xD6] s:TSX, t:LOGIC, w:W, i:RTM, f:CF=0|PF=0|AF=0|ZF=m|SF=0|OF=0
ENCLU nil EAX,RBX,RCX,RDX [ NP 0x0F 0x01 /0xD7] s:SGX, t:SGX, w:R|CRW|CRW|CRW, m:USER|NOSMM|NOTSX
SERIALIZE nil nil [ NP 0x0F 0x01 /0xE8] s:SERIALIZE, t:MISC
SERIALIZE nil nil [ NP 0x0F 0x01 /0xE8] s:SERIALIZE, t:MISC, a:SERIAL
XSUSLDTRK nil nil [ 0xF2 0x0F 0x01 /0xE8] s:TSXLDTRK, t:MISC
XRESLDTRK nil nil [ 0xF2 0x0F 0x01 /0xE9] s:TSXLDTRK, t:MISC
SAVEPREVSSP nil SHSS,SSP [ 0xF3 0x0F 0x01 /0xEA] s:CET_SS, t:CET, w:RW|R, f:CF=t
Expand Down Expand Up @@ -155,7 +155,7 @@ BNDMK rBl,My nil [ 0xF3 0x0F 0x1B /r
NOP Gv,Ev nil [ 0xF3 0x0F 0x1B /r:reg] s:PPRO, t:WIDENOP, w:R|R
BNDCN rBl,Ey nil [ 0xF2 0x0F 0x1B /r] s:MPX, t:MPX, w:R|R, a:AG|F64|I67

CLDEMOTE Mb nil [ NP 0x0F 0x1C /0:mem] s:CLDEMOTE, t:CLDEMOTE, w:W
CLDEMOTE Mb nil [ NP 0x0F 0x1C /0:mem] s:CLDEMOTE, t:CLDEMOTE, w:P
NOP Ev,Gv nil [ 0x66 0x0F 0x1C /0:mem] s:PPRO, t:WIDENOP, w:R|R
NOP Ev,Gv nil [ 0xF3 0x0F 0x1C /0:mem] s:PPRO, t:WIDENOP, w:R|R
NOP Ev,Gv nil [ 0xF2 0x0F 0x1C /0:mem] s:PPRO, t:WIDENOP, w:R|R
Expand Down Expand Up @@ -477,7 +477,7 @@ XRSTOR M? EDX,EAX,XCR0,BANK [ NP 0x0F 0xAE /5
XRSTOR64 M? EDX,EAX,XCR0,BANK [ rexw NP 0x0F 0xAE /5:mem] s:XSAVE, t:XSAVE, c:XRSTOR, w:R|R|R|R|W
XSAVEOPT M? EDX,EAX,XCR0,BANK [ NP 0x0F 0xAE /6:mem] s:XSAVE, t:XSAVE, c:XSAVEOPT, w:W|R|R|R|R
XSAVEOPT64 M? EDX,EAX,XCR0,BANK [ rexw NP 0x0F 0xAE /6:mem] s:XSAVE, t:XSAVE, c:XSAVEOPT, w:W|R|R|R|R
CLWB Mb nil [ 0x66 0x0F 0xAE /6:mem] s:CLWB, t:MISC, w:W
CLWB Mb nil [ 0x66 0x0F 0xAE /6:mem] s:CLWB, t:MISC, w:R
CLRSSBSY Mq SSP [ 0xF3 0x0F 0xAE /6:mem] s:CET_SS, t:CET, a:SHS, w:RW|RW, f:CF=m|ZF=0|PF=0|AF=0|OF=0|SF=0
CLFLUSH Mb nil [ NP 0x0F 0xAE /7:mem] s:CLFSH, t:MISC, w:R
CLFLUSHOPT Mb nil [ 0x66 0x0F 0xAE /7:mem] s:CLFSHOPT, t:MISC, w:R
Expand Down

0 comments on commit d622f56

Please sign in to comment.