

Selection. Service. Support.

www.onsemi.com



ON Semiconductor®

The Dark Side of Loop Control Theory

Christophe Basso

IEEE Senior Member



1 • Chris Basso – APEC 2012

Course Agenda

- Introduction to Control Systems
- Shaping the Error Signal
- How to Implement the PID Block?
- The PID at Work with a Buck Converter
- Considering the Output Impedance
- Classical Poles/Zeros Placement
- Shaping the Output Impedance
- Quality Factor and Phase Margin
- What is Delay Margin?
- Gain Margin is not Enough

2 • Chris Basso – APEC 2012

ON Semiconductor 

What is the Purpose of this Seminar?

- ❑ There have been numerous seminars on control loop theory
- ❑ Seminars are usually highly theoretical – link to the market?
- ❑ Control theory is a vast territory: you don't need to know everything!
- ❑ This 3-hour seminar will shed light on some of the less covered topics:
 - ❖ PID compensators and classical poles/zeros compensation
 - ❖ Output impedance considerations in a switching regulator
 - ❖ Understanding delay and modulus margins
- In a 3-hour course, we are just scratching the surface...!

3 • Chris Basso – APEC 2012

ON Semiconductor®



Course Agenda

❑ Introduction to Control Systems

- ❑ Shaping the Error Signal
- ❑ How to Implement the PID Block?
- ❑ The PID at Work with a Buck Converter
- ❑ Considering the Output Impedance
- ❑ Classical Poles/Zeros Placement
- ❑ Shaping the Output Impedance
- ❑ Quality Factor and Phase Margin
- ❑ What is Delay Margin?
- ❑ Gain Margin is not Enough


4 • Chris Basso – APEC 2012

ON Semiconductor®



What is a Closed-Loop System?

- ❑ A closed-loop system forces a variable to follow a setpoint
- ❑ The setpoint is the input, the controlled variable is the output
- ❑ French term is "enslavement": the output is slave to the input
- ❑ A car steering wheel is a possible example:




5 • Chris Basso – APEC 2012

ON Semiconductor®



Representing a Closed-Loop System

- ❑ A closed-loop system can be represented by blocks
- ❑ The output is monitored and compared to the input



- ❑ Any deviation between the two gives birth to an error ε
- ❑ This error is amplified and drives a corrective action

6 • Chris Basso – APEC 2012


ON Semiconductor®



A Servomechanism or a Regulator?


- Airplane elevator control is a servo-mechanism:

- The pilot imposes a mechanical position via the yoke



- Car cruise control is a regulator:

- The speed is set, the car keeps it constant despite wind, etc.



7 • Chris Basso – APEC 2012

ON Semiconductor®




Processing the Error Signal


- The error signal is processed through the compensator G

- We want the following operating characteristics:

- ✓ Speed
- ✓ Precision
- ✓ Robustness



PID



8 • Chris Basso – APEC 2012

ON Semiconductor®



Course Agenda

- ❑ Introduction to Control Systems
- ❑ **Shaping the Error Signal**
- ❑ How to Implement the PID Block?
- ❑ The PID at Work with a Buck Converter
- ❑ Considering the Output Impedance
- ❑ Classical Poles/Zeros Placement
- ❑ Shaping the Output Impedance
- ❑ Quality Factor and Phase Margin
- ❑ What is Delay Margin?
- ❑ Gain Margin is not Enough


9 • Chris Basso – APEC 2012

ON Semiconductor®




Where do You Shape the Signal?

- ❑ The compensator is the place where you apply corrections




The compensator: G


- ❑ The compensator is built with an error amplifier:



Op amp



TL431



OTA



10 • Chris Basso – APEC 2012

ON Semiconductor®



The PID Compensator

- ❑ A PID welcomes a Proportional block





11 • Chris Basso – APEC 2012

ON Semiconductor®



The PID Compensator

- ❑ A PID includes an Integrating block



12 • Chris Basso – APEC 2012


ON Semiconductor®



The PID Compensator

- ❑ A PID offers a Derivative block

$$\varepsilon(t) \rightarrow \boxed{k_p \tau_d \frac{d}{dt}} \rightarrow v_c(t) = k_p \tau_d \frac{d\varepsilon(t)}{dt}$$




13 • Chris Basso – APEC 2012

ON Semiconductor®



The PID Compensator

- ❑ The Derivative block anticipates the signal evolution and speed



14 • Chris Basso – APEC 2012

ON Semiconductor®



Combining the Blocks

- You can formulate the PID transfer function in different ways:

➤ differentiation: $v_c(t) = \frac{d\varepsilon(t)}{dt} \rightarrow V_c(s) = \varepsilon(s)s$

➤ integration: $v_c(t) = \int \varepsilon(t) dt \rightarrow V_c(s) = \frac{\varepsilon(s)}{s}$

- The standard form:

$$G(s) = k_p \left(1 + \frac{1}{s\tau_i} + s\tau_d \right)$$

- The parallel form:

$$G(s) = k_p + \frac{k_i}{s} + sk_d$$

The derivative term cannot be physically implemented:

$$\lim_{s \rightarrow \infty} s\tau_d = \infty$$

 Need a pole

$$s\tau_d \rightarrow \frac{s\tau_d}{1 + \frac{s\tau_d}{N}}$$

15 • Chris Basso – APEC 2012

ON Semiconductor®



Combining the Blocks

- The transfer function becomes a filtered PID:

$$G(s) = k_p \left(1 + \frac{1}{s\tau_i} + \frac{s\tau_d}{1 + \frac{s\tau_d}{N}} \right)$$

- If we develop, we obtain a more familiar expression:

$$G(s) = \frac{1 + s \left(\frac{\tau_d}{N} + \tau_i \right) + s^2 \left(\frac{\tau_d \tau_i}{N} + \tau_d \tau_i \right)}{s \frac{\tau_i}{k_p} \left(1 + \frac{\tau_d}{N} s \right)}$$

A double zero
An origin pole
A high-frequency pole

16 • Chris Basso – APEC 2012

ON Semiconductor®



Course Agenda

- ❑ Introduction to Control Systems
- ❑ Shaping the Error Signal
- ❑ How to Implement the PID Block?**
 - ❑ The PID at Work with a Buck Converter
 - ❑ Considering the Output Impedance
 - ❑ Classical Poles/Zeros Placement
 - ❑ Shaping the Output Impedance
 - ❑ Quality Factor and Phase Margin
 - ❑ What is Delay Margin?
 - ❑ Gain Margin is not Enough


17 • Chris Basso – APEC 2012

ON Semiconductor®



Practical Implementation

- ❑ Sum up the output of each individual block:



- ❑ This is the parallel form of the PID


18 • Chris Basso – APEC 2012

ON Semiconductor®



Practical Implementation

- This is the filtered standard form of the PID




19 • Chris Basso – APEC 2012

ON Semiconductor®



Bridging a PID to a Type 3

- A type 3 is implemented around an op amp



20 • Chris Basso – APEC 2012

ON Semiconductor®



Bridging a PID to a Type 3

- Identify the terms and write the equations:

$$G(s) = \frac{1+s\left(\frac{\tau_d}{N} + \tau_i\right) + s^2\left(\frac{\tau_d\tau_i}{N_1} + \tau_d\tau_i\right)}{s\frac{\tau_i}{k_p}\left(1+\frac{\tau_d}{N}s\right)}$$

$$G(s) = \frac{1+s\left(\frac{1}{\omega_{z_1}} + \frac{1}{\omega_{z_2}}\right) + s^2\left(\frac{1}{\omega_{z_1}\omega_{z_2}}\right)}{\frac{s}{\omega_{po}}\left(1+\frac{s}{\omega_{p_1}}\right)}$$

- Four unknowns, four equations:

$$\frac{\tau_d}{N} + \tau_i = \frac{1}{\omega_{z_1}} + \frac{1}{\omega_{z_2}}$$

$$\frac{\tau_d\tau_i}{N} + \tau_d\tau_i = \frac{1}{\omega_{z_1}\omega_{z_2}}$$

$$\frac{\tau_i}{k_p} = \frac{1}{\omega_{po}}$$

$$\frac{\tau_d}{N} = \frac{1}{\omega_{p_1}}$$

21 • Chris Basso – APEC 2012

ON Semiconductor®



Bridging a PID to a Type 3

- From Type 3 to PID:

$$\tau_d = \frac{(\omega_{p_1} - \omega_{z_1})(\omega_{p_1} - \omega_{z_2})}{(\omega_{p_1}\omega_{z_1} + \omega_{p_1}\omega_{z_2} - \omega_{z_1}\omega_{z_2})\omega_{p_1}} \quad N = \frac{\omega_{p_1}^2}{(\omega_{p_1}\omega_{z_1} + \omega_{p_1}\omega_{z_2} - \omega_{z_1}\omega_{z_2})\omega_{p_1}} - 1$$

$$\tau_i = \frac{\omega_{z_1} + \omega_{z_2}}{\omega_{z_1}\omega_{z_2}} - \frac{1}{\omega_{p_1}} \quad k_p = \frac{\omega_{po}}{\omega_{z_1}} - \frac{\omega_{po}}{\omega_{p_1}} + \frac{\omega_{po}}{\omega_{z_2}}$$

- From PID to Type 3:

$$f_{z_1} = \frac{\tau_d - \sqrt{-4N^2\tau_d\tau_i + N^2\tau_i^2 - 2N\tau_d\tau_i + \tau_d^2 + N\tau_i}}{2\tau_d\tau_i(1+N)2\pi} \quad f_{p_1} = \frac{N}{2\pi\tau_d}$$

$$f_{z_2} = \frac{\tau_d + \sqrt{-4N^2\tau_d\tau_i + N^2\tau_i^2 - 2N\tau_d\tau_i + \tau_d^2 + N\tau_i}}{2\tau_d\tau_i(1+N)2\pi} \quad f_{po} = \frac{k_p}{2\pi\tau_i}$$

22 • Chris Basso – APEC 2012

ON Semiconductor®



Testing the Conversion

- ❑ Assume a type 3 compensator calculated for:

$G_{f_c} = 1$ at a crossover of $f_c = 2740$ Hz

$$f_{z_1} = 200 \text{ Hz} \quad f_{z_2} = 600 \text{ Hz} \quad f_{p_1} = 21400 \text{ Hz} \quad f_{p_2} = 21400 \text{ Hz}$$

- ❑ The "0-dB crossover" pole is placed at:

High-frequency pole

$$f_{po} = \frac{\sqrt{1+\left(\frac{f_c}{f_{p_1}}\right)^2} \sqrt{1+\left(\frac{f_c}{f_{p_2}}\right)^2}}{\sqrt{1+\left(\frac{f_{z_1}}{f_c}\right)^2} \sqrt{1+\left(\frac{f_c}{f_{z_2}}\right)^2}} G_{f_c} f_{z_1} = 43.4 \text{ Hz} = 272 \text{ rad/s}$$

$$\rightarrow \tau_d = 194 \mu \text{ s} \quad \tau_i = 1.05 \text{ m} \quad N = 25.6 \quad k_p = 0.287$$

23 • Chris Basso – APEC 2012

ON Semiconductor®




What is the "0-dB Crossover" Pole?

- ❑ s appears as an isolated term in $N(s)$, it is an origin pole

$$G(s) = \frac{1}{s(1+s/\omega_{p_1})} \quad s = 0 \text{ is the origin pole}$$

- ❑ If s is affected by a coefficient it is the "0-dB crossover pole"

$$G(s) = \frac{1+s/s_{z_1}}{As(1+s/\omega_{p_1})} = \frac{\frac{s}{s_{z_1}}(s_{z_1}/s+1)}{\frac{s}{\omega_{po}}(1+s/\omega_{p_1})} = \frac{\omega_{po}(s_{z_1}/s+1)}{\omega_{z_1}(1+s/\omega_{p_1})} = G_0 \frac{(s_{z_1}/s+1)}{(1+s/\omega_{p_1})}$$




24 • Chris Basso – APEC 2012

ON Semiconductor®



Testing with Mathcad®

- We wanted a magnitude of 1 at 2.7 kHz



25 • Chris Basso – APEC 2012

ON Semiconductor®



Testing with SPICE


parameters

```
i=(1+fc^2/fp1^2)*(1+fc^2/fp2^2)
j=(1+z1^2/fc^2)*(1+fc^2/fz2^2)
Wp1=sqrt(j/l)*G*fz1^2*pi
e=(Wp1*Wz1)*(Wp1-Wz2)
f=Wp1*Wz1+Wp1*Wz2-Wz1*Wz2
Td=e/(f*Wp1)
N=(Wp1^2)f-1
Ti=(Wz1+Wz2)/(Wz1*Wz2)-(1/Wp1)
kp=(Wp1/Wz1)-(Wp1/Wp1)-(Wp1/Wz2)
Wz1=2*pi*fz1
Wz2=2*pi*fz2
Wp1=2*pi*fp1
```


parameters

```
fc=2740
Gfc=0
G=10^(-Gfc/20)
pi=3.14159
fz1=600
fz2=200
fp1=21.4k
fp2=21.4k
```

$$T_D = 1.929e-004 \\ N = 2.594e+001 \\ T_I = 1.054e-003 \\ K_{PF} = 2.871e-001$$



Testing with SPICE



27 • Chris Basso – APEC 2012

ON Semiconductor®



Course Agenda

- ❑ Introduction to Control Systems
- ❑ Shaping the Error Signal
- ❑ How to Implement the PID Block?
- ❑ The PID at Work with a Buck Converter**
 - ❑ Considering the Output Impedance
 - ❑ Classical Poles/Zeros Placement
 - ❑ Shaping the Output Impedance
 - ❑ Quality Factor and Phase Margin
 - ❑ What is Delay Margin?
 - ❑ Gain Margin is not Enough


28 • Chris Basso – APEC 2012

ON Semiconductor®



Stabilizing a Buck with a PID

- We will use a PID to stabilize a voltage-mode Buck converter




29 • Chris Basso – APEC 2012

ON Semiconductor®



Small-Signal Response of the Buck

- The transfer function shows a resonance at 1.2 kHz




30 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 1

- ❑ We will explore three different methods for compensation:
 1. Shape closed-loop gain to make it a 2nd-order system
 2. Place poles and zeros to crossover at 10 kHz
 3. Shape the output impedance only
- ❑ Method 1 – derive the open-loop gain first



31 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 1

- ❑ The loop gain expression is that of the PID and $H(s)$

$$T_{OL}(s) = \frac{1 + s \left(\frac{\tau_d}{N} + \tau_i \right) + s^2 \left(\frac{\tau_d \tau_i}{N} + \tau_d \tau_i \right)}{s \frac{\tau_i}{k_p} \left(1 + \frac{\tau_d}{N} s \right)} H_0 \frac{N(s)}{\left(\frac{s}{\omega_0} \right)^2 + \frac{s}{Q_0 \omega_0} + 1} D(s)$$

- ❑ To simplify the expression, we can neutralize $D(s)$ by $N(s)$

→ Place a double zero at the double pole position:

$$1 + s \left(\frac{\tau_d}{N} + \tau_i \right) + s^2 \left(\frac{\tau_d \tau_i}{N} + \tau_d \tau_i \right) = \left(\frac{s}{\omega_0} \right)^2 + \frac{s}{Q_0 \omega_0} + 1$$

32 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 1

- The loop gain expression is now well simplified:

$$T_{OL}(s) = \frac{H_0(1+s/\omega_{z_i})}{s \frac{\tau_i}{k_p} \left(1 + \frac{\tau_d}{N}s\right)}$$

- For a unity feedback control system, the closed-loop gain is:

$$T_{CL}(s) = \frac{\frac{H_0(1+s/\omega_{z_i})}{s \frac{\tau_i}{k_p} \left(1 + \frac{\tau_d}{N}s\right)}}{1 + \frac{H_0(1+s/\omega_{z_i})}{s \frac{\tau_i}{k_p} \left(1 + \frac{\tau_d}{N}s\right)}} = \frac{1+s/\omega_{z_i}}{1+s\left(\frac{1}{\omega_{z_i}} + \frac{\tau_i}{H_0 k_p}\right) + s^2\left(\frac{\tau_d \tau_i}{N H_0 k_p}\right)}$$

33 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 1

- We want a damped second-order response:

$$1+s\left(\frac{1}{\omega_{z_i}} + \frac{\tau_i}{H_0 k_p}\right) + s^2\left(\frac{\tau_d \tau_i}{N H_0 k_p}\right) = 1 + \frac{s}{\omega_c Q_c} + \left(\frac{s}{\omega_c}\right)^2$$



Closed-loop denominator

Second-order canonical form

- Choose a crossover frequency and a quality factor:

$$Q_c = 0.5 \text{ Non-ringing response} \quad \omega_c = 27.3 \text{ rad/s} \rightarrow 10 \text{ kHz}$$

34 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 1

- Four unknowns, four equations:

$$\frac{1}{\omega_{z_1}} + \frac{T_i}{H_0 k_p} = \frac{1}{\omega_c Q_c} \quad \frac{T_d T_i}{N H_0 k_p} = \frac{1}{\omega_c^2} \quad \frac{T_d}{N} + T_i = \frac{1}{\omega_0 Q_0} \quad \frac{T_d T_i}{N_1} + T_d T_i = \frac{1}{\omega_0^2}$$

(Four equations)

$$T_d = \frac{Q_0 Q_c^2 \omega_{z_1}^2 \omega_0^2 + Q_c^2 \omega_{z_1} \omega_0 \omega_c^2 + Q_0 Q_c^2 \omega_c^4 - Q_c \omega_{z_1}^2 \omega_0 \omega_c - 2 Q_0 Q_c \omega_{z_1} \omega_c^3 + Q_0 \omega_{z_1}^2 \omega_c^2}{\omega_0 \omega_c (\omega_c \omega_c - \omega_{z_1}) (\omega_c \omega_c^2 - \omega_{z_1} \omega_c + Q_0 Q_c \omega_{z_1} \omega_0)} = 1.116 \text{ ms}$$

$$N = -\frac{Q_0 Q_c^2 \omega_{z_1}^2 \omega_0^2 + Q_c^2 \omega_{z_1} \omega_0 \omega_c^2 + Q_0 Q_c^2 \omega_c^4 - Q_c \omega_{z_1}^2 \omega_0 \omega_c - 2 Q_0 Q_c \omega_{z_1} \omega_c^3 + Q_0 \omega_{z_1}^2 \omega_c^2}{\omega_0 Q_c \omega_{z_1} (\omega_c \omega_c^2 - \omega_{z_1} \omega_c + Q_0 Q_c \omega_{z_1} \omega_0)} = 72.4$$

$$T_i = -\frac{Q_c \omega_c^2 - \omega_{z_1} \omega_c + Q_0 Q_c \omega_{z_1} \omega_0}{Q \omega_{z_1} \omega_0 \omega_c - Q_0 Q_c \omega_0 \omega_c^2} = 14.6 \mu\text{s} \quad k_p = -\frac{Q_c \omega_{z_1} (\omega_c \omega_c^2 - \omega_{z_1} \omega_c + Q_c Q_0 \omega_{z_1} \omega_0)}{H_0 Q_0 \omega_0 (\omega_{z_1} - Q_c \omega_c)} = 0.178$$


35 • Chris Basso – APEC 2012

ON Semiconductor®




Compensating the Buck – Method 1

- We can now compute our transfer functions in Mathcad®



Compensator response $G(s)$



Open-loop gain response $T_{OL}(s)$


36 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 1

- The closed-loop system is perfectly compensated




37 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 1

- We can test the compensation with SPICE




38 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 1

- We can test the compensation with SPICE




39 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 1

- We have a stable but oscillatory response!



$$\Delta I_{out} = 1 \text{ A in } 100 \mu\text{s}$$


40 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 1

- Bode or Nyquist do not predict the oscillatory response





41 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 1

- We compensated the V_{out} to V_{ref} path only!




42 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 1

- ❑ The output response is as expected



- ❑ Where is the issue coming from then?

43 • Chris Basso – APEC 2012

ON Semiconductor®



Course Agenda

- ❑ Introduction to Control Systems
- ❑ Shaping the Error Signal
- ❑ How to Implement the PID Block?
- ❑ The PID at Work with a Buck Converter
- ❑ **Considering the Output Impedance**
- ❑ Classical Poles/Zeros Placement
- ❑ Shaping the Output Impedance
- ❑ Quality Factor and Phase Margin
- ❑ What is Delay Margin?
- ❑ Gain Margin is not Enough


44 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 1

- In reality, V_{ref} is fixed: "we have a regulator, stupid!"



- Because the system is linear, superposition applies

$$V_{out1}(s) = V_{ref}(s) \frac{T_{OL}(s)}{1+T_{OL}(s)} \quad V_{out2}(s) = I_{out}(s) Z_{out,OL}(s) - V_{out}(s) T_{OL}(s)$$

$$V_{out}(s) = V_{out1}(s) + V_{out2}(s) = V_{ref}(s) \frac{T_{OL}(s)}{1+T_{OL}(s)} - I_{out}(s) \frac{Z_{out,OL}(s)}{1+T_{OL}(s)} Z_{out,CL}$$

I think he's right...



- During the load step, $\hat{v}_{ref} = 0$: Z_{out} fixes the response!


45 • Chris Basso – APEC 2012

ON Semiconductor®




Compensating the Buck – Method 1

- What matters is the output impedance $Z_{out,CL}$



- What is the output impedance of a buck converter?



46 • Chris Basso – APEC 2012

ON Semiconductor®




Compensating the Buck – Method 1


- The output impedance is a transfer function

$$Z_{out}(s) = \frac{V_{out}(s)}{I_{out}(s)} \quad \begin{array}{l} \text{response} \\ \text{excitation} \end{array}$$

- Let's find the term R_0 in dc: open caps, short inductors



- The zeros cancel the response



47 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 1

- The denominator is solely dependent on the structure
- It is independent from the excitation: set it to zero!
- There are two storage elements: this is a 2nd-order network

$$\Rightarrow D(s) = 1 + a_1 s + a_2 s^2 = 1 + \frac{s}{\omega_0 Q} + \left(\frac{s}{\omega_0} \right)^2$$

- D must be dimensionless thus: $a_1 \equiv (Hz)^{-1}$ $a_2 \equiv (Hz)^{-2}$

- The two possible terms for a_1 are $\tau_1 + \tau_2$
- The two possible terms for a_2 are $\frac{\tau_1 \tau_2'}{\tau_1' \tau_2}$


48 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 1

- ❑ For a_1 look at the resistance R driving L and C
 - Look at the driving impedance at L while C is in its dc state
 - Look at the driving impedance at C while L is in its dc state



49 • Chris Basso – APEC 2012


ON Semiconductor®



Compensating the Buck – Method 1

- ❑ how τ_1 (involving L) combines with τ_2 (involving C)? } a_2
- ❑ how τ_2 (involving C) combines with τ_1 (involving L)? } a_2

- Look at the driving impedance at C while L is in its HF state
- Look at the driving impedance at L while C is in its HF state



50 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 1

- We have our denominator!

$$D(s) = 1 + s \left(\frac{L}{r_L + R_{load}} + C[(r_L \parallel R_{load}) + r_C] \right) + s^2 \left(LC \frac{r_C + R_{load}}{r_L + R_{load}} \right)$$

- The complete transfer function is now:

$$Z_{out}(s) = (r_L \parallel R_{load}) \frac{\left(1 + s \frac{L}{r_L}\right)(1 + sr_C C_{out})}{1 + s \left(\frac{L}{r_L + R_{load}} + C[(r_L \parallel R_{load}) + r_C] \right) + s^2 \left(LC \frac{r_C + R_{load}}{r_L + R_{load}} \right)}$$

See "Fast Analytical Techniques" from Vatché Vorperian, Cambridge Press

51 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 1

- It can be put under the following form:

$$Z_{out}(s) = R_0 \frac{(1 + s/\omega_{z_1})(1 + s/\omega_{z_2})}{1 + \frac{s}{\omega_0 Q} + \left(\frac{s}{\omega_0}\right)^2}$$

- Where we can identify the terms:

$$R_0 = r_L \parallel R_{load} \quad \omega_{z_1} = \frac{r_L}{L} \quad \omega_{z_2} = \frac{1}{r_C C_{out}}$$

$$\omega_0 = \frac{1}{\sqrt{LC_{out}}} \sqrt{\frac{r_L + R_{load}}{r_C + R_{load}}} \quad Q = \frac{LC_{out} \omega_0 (r_C + R_{load})}{L + C_{out} (r_L r_C + r_L R_{load} + r_C R_{load})}$$


52 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 1

- If we now plot the output impedance, we see peaking
- For an non-oscillatory response, the peaking must be damped!



- It's not, this is where the problem comes from


53 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 1

- We organized a gain deficit right at the resonance!



- To tame the peaking, we must have gain at f_0
- How much do we peak at f_0 ?

$$|Z_{out,max}(\omega_0)| = R_0 \frac{\sqrt{1 + (\omega_0/\omega_{z_1})^2} \sqrt{1 + (\omega_0/\omega_{z_2})^2}}{\sqrt{\left(1 - \omega_0^2 \left(LC_{out} \frac{r_C + R_{load}}{r_L + R_{load}} \right)\right)^2 + \left(\omega_0 \left(\frac{L}{r_L + R_{load}} + C_{out} (r_C + r_L \parallel R_{load}) \right)\right)^2}}$$

54 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 1

- We can impose a magnitude to stay below r_c
- evaluate the needed gain to fulfill this goal:

$$\left| \frac{Z_{out,max}(f_0)}{1+T_{OL}(f_0)} \right| \leq r_c \approx \left| \frac{Z_{out,max}(f_0)}{|T_{OL}(f_0)|} \right| \leq r_c \Rightarrow |T_{OL}(f_0)| \geq \frac{|Z_{out,max}(f_0)|}{r_c}$$

Closed-loop
output impedance


- Applying the numerical values of the buck:

$$|T_{OL}(f_0)| \geq \frac{1.12}{70m} \geq 16 \text{ or } 24 \text{ dB}$$

- Is this enough to obtain a ringing-free response?

Compensating the Buck – Method 1


- No, ringing is reduced but not eliminated



- The peaking in the output impedance is still there!
- The notched zeros are the cause for the gain dip at f_0
- We must find a different compensation method

Another (Bad) Example

- Can we crossover at 10 Hz according to this plot?



- We have no phase lag at 10 Hz, a type 1 could do?


57 • Chris Basso – APEC 2012

ON Semiconductor®



Rolling-off the BW at Low Frequencies

- SPICE gives us the open-loop gain snapshot




58 • Chris Basso – APEC 2012

ON Semiconductor®



The Open-Loop Gain Looks Good...

- The type 1 confirms our 0-dB crossover frequency




59 • Chris Basso – APEC 2012

ON Semiconductor®



As Expected: It is Ringing!

- The load step reveals a ringing ac output



Munch


60 • Chris Basso – APEC 2012

ON Semiconductor®




Good dc Coupling, Weak ac Coupling

- H_1 is stable per Bode analysis, but H_2 is out of the loop...



- The dc is fed back via the loop but not the ac...
- Oscillations are NOT due to the loop!

"Fast Analytical Techniques for Electrical and Electronic Circuits", V. Vorperian, Cambridge Press, 2002




61 • Chris Basso – APEC 2012

ON Semiconductor®



Again, an Undamped RLC Network...

- No gain at resonance: the RLC network runs open loop



- The system cannot reduce the Q at the resonant frequency

62 • Chris Basso – APEC 2012

ON Semiconductor®



Course Agenda

- ❑ Introduction to Control Systems
- ❑ Shaping the Error Signal
- ❑ How to Implement the PID Block?
- ❑ The PID at Work with a Buck Converter
- ❑ Considering the Output Impedance
- ❑ Classical Poles/Zeros Placement**
- ❑ Shaping the Output Impedance
- ❑ Quality Factor and Phase Margin
- ❑ What is Delay Margin?
- ❑ Gain Margin is not Enough


63 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 2

- ❑ In this method, we will focus on two parameters:
 - ✓ crossover frequency f_c
 - ✓ phase margin φ_m
- ❑ First, look at the ac response of the power stage:



64 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 2

- The peaking in H brings a severe phase lag at f_0
- stay away from f_0 , pick f_c at least 10 times above (10 kHz)
- extract the phase/magnitude of H at 10 kHz:

$$|H(10 \text{ kHz})| = -20 \text{ dB} \quad \angle H(10 \text{ kHz}) = -132^\circ$$

- The compensator G must shape the loop gain T_{OL} by
 - ❖ providing a high dc gain for precision: place an origin pole
 - ❖ reducing the phase lag at 10 kHz to provide a φ_m of 70°



What compensation type do we need?

65 • Chris Basso – APEC 2012


ON Semiconductor®



Compensating the Buck – Method 2

- The origin pole brings a permanent phase lag of 90°
- added to the op amp inversion of -180° , we have -270°
- total phase (op amp and H) must be $-360 + 70^\circ = -290^\circ$
- the needed phase boost at f_c is thus:

$$\text{boost} = \varphi_m - \angle H(f_c) - 90^\circ = 70 + 132 - 90 = 112^\circ$$



66 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 2

- type 3: an origin pole, a double zero and 2 poles
- this is our PID compensator!

$$G(s) = -\frac{\left(1 + \frac{s}{\omega_{z_1}}\right)\left(1 + \frac{s}{\omega_{z_2}}\right)}{\frac{s}{\omega_{po}}\left(1 + \frac{s}{\omega_{p_1}}\right)\left(1 + \frac{s}{\omega_{p_2}}\right)} = \frac{\omega_{po}\left(1 + \frac{\omega_{z_1}}{s}\right)\left(1 + \frac{s}{\omega_{z_2}}\right)}{\omega_{z_1}\left(1 + \frac{s}{\omega_{p_1}}\right)\left(1 + \frac{s}{\omega_{p_2}}\right)}$$

- The magnitude is derived as:

$$|G(f)| = \frac{f_{po}}{f_{z_1}} \sqrt{1 + \left(\frac{f_{z_1}}{f}\right)^2} \sqrt{1 + \left(\frac{f}{f_{z_2}}\right)^2}$$

- The argument is found to be:

$$\begin{aligned} \arg G(f) &= \arg N - \arg D \\ \arg N &= \arctan\left(-\frac{f_{z_1}}{f}\right) - \pi + \arctan\left(\frac{f}{f_{z_2}}\right) \\ \arg D &= \arctan\left(\frac{f}{f_{p_1}}\right) + \arctan\left(\frac{f}{f_{p_2}}\right) \end{aligned}$$

67 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 2

- Place the double zero at f_0 , the second pole at $F_{sw}/2$
- The 0-dB crossover pole is adjusted to provide +20 dB at f_c
- The first pole is adjusted to provide the right φ_m

$$\arg G(f_c) = \arctan\left(-\frac{f_{z_1}}{f_c}\right) - \pi + \arctan\left(\frac{f_c}{f_{z_2}}\right) - \arctan\left(\frac{f_c}{f_{p_1}}\right) - \arctan\left(\frac{f_c}{f_{p_2}}\right)$$

$$\Rightarrow f_{p_1} = -\frac{f_c}{\tan\left(\arg G + \tan\left(\frac{f_c}{f_{p_2}}\right) + \tan\left(\frac{f_{z_1}}{f_c}\right) - \tan^{-1}\left(\frac{f_c}{f_{z_2}}\right)\right)} = 10.8 \text{ kHz}$$

68 • Chris Basso – APEC 2012

ON Semiconductor®




Compensating the Buck – Method 2

- The 0-dB crossover pole is adjusted to give 20 dB at 10 kHz

$$f_{po} = |G(f_c)| f_{z_1} \frac{\sqrt{1 + \left(\frac{f_c}{f_{p_1}}\right)^2} \sqrt{1 + \left(\frac{f_c}{f_{p_2}}\right)^2}}{\sqrt{1 + \left(\frac{f_{z_1}}{f_c}\right)^2} \sqrt{1 + \left(\frac{f_c}{f_{z_2}}\right)^2}} \approx 2 \text{ kHz}$$

- The final configuration is as follows:



69 • Chris Basso – APEC 2012



ON Semiconductor®



Compensating the Buck – Method 2

- Enter the PID coefficients from the poles/zeros positions

$$\rightarrow \tau_d = 55.5\mu \quad \tau_i = 250\mu \quad N = 3.76 \quad k_p = 3.1$$



- More than 30 dB at f_0 and absolutely no peaking in Z_{out}


70 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 2

- ❑ The transient response with a 0.1-A load step is excellent



71 • Chris Basso – APEC 2012

ON Semiconductor®



Course Agenda

- ❑ Introduction to Control Systems
- ❑ Shaping the Error Signal
- ❑ How to Implement the PID Block?
- ❑ The PID at Work with a Buck Converter
- ❑ Considering the Output Impedance
- ❑ Classical Poles/Zeros Placement
- ❑ Shaping the Output Impedance**
- ❑ Quality Factor and Phase Margin
- ❑ What is Delay Margin?
- ❑ Gain Margin is not Enough


72 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 3

- The capacitor stray elements affect the transient response



R. Redl et al."Optimizing the Load Transient Response of the Buck Converter", APEC 1998


73 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 3

- During a step load, the converter fights the current change



- Traditional compensation:
 - inductive output impedance

→ Limited excursion

- Adaptive Voltage Positioning
 - resistive output impedance

→ Full-span excursion


74 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 3

- Whatever the gain, Z_{out} meets the open-loop value beyond f_c



- Make the output impedance equal to r_C along the freq. range

75 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 3

- How to force the output impedance to be resistive?

$$Z_{out,CL} = \frac{Z_{out,OL}}{1+T(s)} = R_0 \frac{\left(1 + \frac{s}{\omega_{z_1}}\right) \left(1 + \frac{s}{\omega_{z_2}}\right)}{\left(\frac{s}{\omega_0}\right)^2 + \frac{s}{\omega_0 Q} + 1} \frac{1}{1 + H_0 \frac{1 + \frac{s}{\omega_{z_1}}}{\left(\frac{s}{\omega_0}\right)^2 + \frac{s}{\omega_0 Q} + 1}}$$

Extract $G(s)$
to have:

\downarrow

$$Z_{out,CL} = r_C$$

76 • Chris Basso – APEC 2012


ON Semiconductor®



Compensating the Buck – Method 3

- Once $G(s)$ is extracted, what filter is that?

$$G(s) = \frac{R_0 \left(1 + \frac{s}{\omega_{z_2}} \right)}{r_c G_0} - \frac{\left(\frac{s}{\omega_0} \right)^2 + \frac{s}{Q\omega_0} + 1}{G_0 \left(1 + \frac{s}{\omega_{z_1}} \right)}$$



$$G(s) = K_0 \frac{1 + \frac{s}{\omega_{z_G}}}{1 + \frac{s}{\omega_{p_G}}}$$

77 • Chris Basso – APEC 2012

ON Semiconductor®




Compensating the Buck – Method 3

- Some parameter identification is now needed:

$$K_0 = \frac{r_L - r_C}{H_0 r_C} = 1.8 \quad a = \frac{r_L}{\omega_{z_1} \omega_{z_2}} - \frac{r_C}{\omega_0^2} = 47.7 \mu \quad b = r_L \left(\frac{1}{\omega_{z_1}} + \frac{1}{\omega_{z_2}} \right) - \frac{r_C}{Q\omega_0} = 74.2 \mu$$

$$c = r_L - r_C = 0.27 \quad f_{p_G} = f_{z_1} = 24 \text{ kHz} \quad f_{z_G} = \frac{b - \sqrt{b^2 - 4ac}}{4\pi a} = 580 \text{ Hz}$$



YAO et al., "Design Considerations for VRM Transient Response Based on the Output Impedance", IEEE Proceedings, 2003


78 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 3

- The following op amp architecture will do the job




79 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 3

- A test fixture is assembled using a buck averaged model




80 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 3

- After stabilization we have good margins with a 20-kHz f_c



- The output impedance is purely resistive!
- But the dc gain is low: line and load regulation problems!

81 • Chris Basso – APEC 2012


ON Semiconductor®



Compensating the Buck – Method 3

- Also, the gain expression K_0 can be a problem:

$$K_0 = \frac{r_L - r_C}{G_0 r_C} > 0 \rightarrow r_L > r_C$$



➤ VM, fixed frequency, is not the best for Z_{out} resistive shaping


82 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 3

- Going current-mode, fixed frequency is one way to go



- Use the PWM switch model in current-mode for Z_{out}


83 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 3

- The large-signal model combines two current-sources



84 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 3

- For ac study, we must obtain a small-signal model

$$I_2(V_{out}, V_c) = \frac{V_c}{R_i} - \frac{(1-D)T_{sw}}{2L} V_{out} = \frac{V_c}{R_i} - \frac{\left(1 - \frac{V_{out}}{V_{in}}\right) T_{sw}}{2L} V_{out}$$

- Calculate the partial derivative coefficients to v_{out} and v_c

$$\frac{\partial I_2}{\partial V_c} \hat{v}_c + \frac{\partial I_2}{\partial V_{out}} \hat{v}_{out} = \frac{\hat{v}_c}{R_i} + \underbrace{\frac{T_{sw}}{2L} \left(\frac{2V_{out}}{V_{in}} - 1 \right)}_{gm} \hat{v}_{out}$$

- Update the schematic with this linear source
as R , L and C are also linear, Laplace applies


85 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 3

- We look at the output impedance closed-loop



86 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 3

- We can apply the superposition theorem:

$$v_{out}(s) = \left(\frac{v_c(s)}{R_i} + gm \cdot v_{out}(s) \right) \left(R_{load} \parallel \left(r_C + \frac{1}{sC_{out}} \right) \right) \quad i_{out} \text{ is } 0$$

$$v_{out}(s) = -i_{out}(s) \left(R_{load} \parallel \left(r_C + \frac{1}{sC_{out}} \right) \right) \quad I_2 \text{ is } 0$$

- Considering $v_c(s) = -G(s)v_{out}(s)$ we have:

$$v_{out}(s) = v_{out}(s) \left(gm - \frac{G(s)}{R_i} \right) \left(R_{load} \parallel \left(r_C + \frac{1}{sC_{out}} \right) \right) - i_{out}(s) \left(R_{load} \parallel \left(r_C + \frac{1}{sC_{out}} \right) \right)$$

$$v_{out}(s) \left(1 - \left(gm - \frac{G(s)}{R_i} \right) \left(R_{load} \parallel \left(r_C + \frac{1}{sC_{out}} \right) \right) \right) = -i_{out}(s) \left(R_{load} \parallel \left(r_C + \frac{1}{sC_{out}} \right) \right)$$

87 • Chris Basso – APEC 2012

ON Semiconductor®




Compensating the Buck – Method 3

- The output impedance is thus:

$$Z_{out,CL}(s) = -\frac{\hat{v}_{out}(s)}{\hat{i}_{out}(s)} = \frac{\left(R_{load} \parallel \left(r_C + \frac{1}{sC_{out}} \right) \right)}{1 - \left(gm - \frac{G(s)}{R_i} \right) \left(R_{load} \parallel \left(r_C + \frac{1}{sC_{out}} \right) \right)}$$

- Giving a small massage, we obtain:

$$Z_{out,CL}(s) = \frac{R_{load}R_i}{R_i + G(s)R_{load} - R_iR_{load} \cdot gm} \frac{1 + sr_C C_{out}}{1 + sC_{out} \left(\frac{R_iR_{load} + R_ir_C + G(s)R_{load}r_C - R_iR_{load}r_Cgm}{R_i + G(s)R_{load} - R_iR_{load} \cdot gm} \right)}$$



88 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 3

- Factoring and re-arranging, we have:

$$Z_{out,CL}(s) = R(s) \frac{1+s/\omega_{z_i}}{1+s/\omega_{p_i}} \quad R(s) = \frac{R_{load}R_i}{R_i + \boxed{G}(s)R_{load} - R_iR_{load} \cdot gm} \quad \omega_{z_i} = \frac{1}{r_c C_{out}}$$

$$\omega_{p_i} = \frac{1}{C_{out} \left(\frac{R_iR_{load} + R_ir_c + \boxed{G}(s)R_{load}r_c - R_iR_{load}r_cgm}{R_i + \boxed{G}(s)R_{load} - R_iR_{load} \cdot gm} \right)}$$

- Now make $Z_{out,CL}(s) = r_C$ and extract $G(s)$:

$$G(s) = \frac{R_i(R_{load} - r_c + R_{load}r_cgm)}{r_c R_{load}} \frac{1 + sC_{out}}{\frac{R_{load}r_c^2gm - r_c^2}{R_{load} - r_c + R_{load}r_cgm}} \frac{R_{load}r_c^2gm - r_c^2}{1 + sr_c C_{out}}$$

89 • Chris Basso – APEC 2012

ON Semiconductor®




Compensating the Buck – Method 3

- The compensator brings a single pole/zero response

$$G(s) = G_0 \frac{1+s/\omega_{z_i}}{1+s/\omega_{p_i}} \quad G_0 = \frac{R_i(R_{load} - r_c + R_{load}r_cgm)}{r_c R_{load}} \approx \frac{R_i}{r_c} \quad \omega_{p_i} = \frac{1}{C_{out}r_c}$$

$$\omega_{z_i} = \frac{1}{C_{out} \frac{R_{load}r_c^2gm - r_c^2}{R_{load} - r_c + R_{load}r_cgm}} \approx \frac{1}{C_{out} \frac{-r_c^2}{R_{load}}} \quad \Rightarrow \text{Very high frequency can be neglected}$$




90 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 3

- Sub-harmonic oscillations at $F_{sw}/2$ can cause peaking
- Place a zero at πF_{sw} as recommended by YAO and al.




91 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 3

- Run the SPICE simulation with the CM PWM switch model




92 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 3

- The output impedance is resistive, the system is stable.




93 • Chris Basso – APEC 2012

ON Semiconductor®



Compensating the Buck – Method 3

- The output response is a square signal as expected



94 • Chris Basso – APEC 2012

ON Semiconductor®



Course Agenda

- ❑ Introduction to Control Systems
- ❑ Shaping the Error Signal
- ❑ How to Implement the PID Block?
- ❑ The PID at Work with a Buck Converter
- ❑ Considering the Output Impedance
- ❑ Classical Poles/Zeros Placement
- ❑ Shaping the Output Impedance
- ❑ Quality Factor and Phase Margin**
- ❑ What is Delay Margin?
- ❑ Gain Margin is not Enough


95 • Chris Basso – APEC 2012

ON Semiconductor®



Output Impedance and Quality Factor

- ❑ How to get Q and φ_m from the available signals?




96 • Chris Basso – APEC 2012

ON Semiconductor®



Output Impedance and Quality Factor

- Extraction is difficult with flat ac 2nd-order responses




97 • Chris Basso – APEC 2012

ON Semiconductor®



Output Impedance and Quality Factor

- The phase drops at a different pace as Q changes




98 • Chris Basso – APEC 2012

ON Semiconductor®



Output Impedance and Quality Factor

- Is there a link between Q and the phase rate of change?

Group delay  $\tau_g = -\frac{d\varphi(\omega)}{d\omega} \rightarrow [\text{s}]$

- Let's apply the definition to a 2nd-order network:

$$H(s) = \frac{1}{1 + \frac{s}{\omega_0 Q} + \left(\frac{s}{\omega_0}\right)^2} \quad \xrightarrow{s = j\omega} \quad H(j\omega) = \frac{1}{1 - \underbrace{\frac{\omega^2}{\omega_0^2}}_a + j \underbrace{\frac{\omega}{\omega_0 Q}}_b}$$

$$|H(\omega)| = \sqrt{a^2 + b^2} = \sqrt{\left(1 - \frac{\omega^2}{\omega_0^2}\right)^2 + \left(\frac{\omega}{\omega_0 Q}\right)^2} \quad \angle H(\omega) = \tan^{-1}\left(\frac{b}{a}\right) = \tan^{-1}\left[\frac{\omega}{\omega_0 Q} \frac{1}{\left(1 - \frac{\omega^2}{\omega_0^2}\right)}\right]$$

99 • Chris Basso – APEC 2012


ON Semiconductor®



Output Impedance and Quality Factor

- We can apply τ_g definition to the argument

$$\tau_g = -\frac{d \tan^{-1} \left[\frac{\omega}{\omega_0 Q} \frac{1}{\left(1 - \frac{\omega^2}{\omega_0^2}\right)} \right]}{d\omega} = \frac{Q\omega_0 (\omega^2 + \omega_0^2)}{Q^2\omega^4 - 2Q^2\omega^2\omega_0^2 + Q^2\omega_0^4 + \omega^2\omega_0^2}$$

 $\omega = \omega_0 \quad \tau_g = \frac{2Q}{\omega_0}$

- At ω_0 the following formula links Q to the group delay

$$Q = \frac{\tau_g \omega_0}{2} = \tau_g \pi f_0$$


100 • Chris Basso – APEC 2012

ON Semiconductor®



Output Impedance and Quality Factor

- Let's apply the theory to a classical case, the *RLC* filter



parameters

$V_p=5$
 $f_0=1.2k$
 $L=10\mu$
 $C=1/(4*3.14159^2*f_0^2*L)$
 $w_0=(L*C)^{-0.5}$
 $Q=0.6$
 $R=L*w_0/Q$
 $R2=1/(Q*C*w_0)$
 $Q1=(sqrt(L/C))/R$
 $Dzeta=(R/2)*sqrt(C/L)$
 $Dzeta1=R/(2*L*w_0)$
 $Q3=1/(2*Dzeta)$
 $per=1/(f_0*sqrt(1-Dzeta^2))$
 $tp=1/(2*f_0*sqrt(1-Dzeta^2))$


- ✓ plot the ac response
- ✓ calculate the group delay
- ✓ see if we can find Q

101 • Chris Basso — APEC 2012

ON Semiconductor®



Output Impedance and Quality Factor




102 • Chris Basso — APEC 2012

ON Semiconductor®



Output Impedance and Quality Factor

- Knowing Q can also lead us to the phase margin φ_m



103 • Chris Basso – APEC 2012

© Semiconductor



Output Impedance and Quality Factor

- ❑ If we consider the open-loop gain around f_c only...

$$T_{OL}(s) = \frac{1}{\left(\frac{s}{\omega_0}\right)\left(1 + \frac{s}{\omega_2}\right)}$$

$$\frac{1}{\frac{s^2}{\omega_0\omega_2} + \frac{s}{\omega_0} + 1} = \frac{1}{\frac{s^2}{\omega_c^2} + \frac{s}{\omega_c Q_c} + 1}$$

A blue arrow pointing right with the text "Closed-loop" above it and "Unity return" below it.

$$\frac{T_{OL}(s)}{1+T_{OL}(s)} = \frac{1}{\frac{s^2}{\omega_1\omega_2} + \frac{s}{\omega_1} + 1}$$

```

graph LR
    A[Identify] --> B["Closed-loop  
data"]
    B --> C[Qc]
    C --> D[ ]

```

$$Q_c = \sqrt{\frac{\omega_0}{\omega_2}} \quad \omega_c = \sqrt{\omega_0 \omega_2}$$

↑
loop
data

Open-loop

- We want to link Q_c and the crossover frequency

$$T_{OL}(s) = \frac{1}{\left(\frac{s}{\omega_0}\right)\left(1 + \frac{s}{\omega_0}\right)}$$

$$\omega_0 = Q_c^2 \omega_2$$

$$T_{OL}(s) = \frac{1}{\left(\frac{s}{Q_c^2 \omega_2} \right) \left(1 + \frac{s}{\omega_2} \right)}$$

ON Semiconductor



Output Impedance and Quality Factor

- Calculate the T_{OL} magnitude at crossover with Q_c in:

$$\left| \frac{1}{\left(\frac{j\omega_c}{Q_c^2 \omega_2} \right) \left(1 + \frac{j\omega_c}{\omega_2} \right)} \right| = \frac{Q_c^2 \omega_2^2}{\sqrt{\omega_c^2 \omega_2^2 + \omega_c^4}} \quad \text{Solve } \omega_c \rightarrow \omega_c = \frac{\omega_2 \sqrt{(\sqrt{1+4Q_c^4}-1)}}{\sqrt{2}}$$

- Derive the argument of T_{OL} , simplify it:

$$\arg T_{OL}(s) = \arg \left(\frac{1}{\left(\frac{s}{\omega_0} \right) \left(1 + \frac{s}{\omega_2} \right)} \right) = \arg \left(-\frac{j Q_c^2 \omega_2^2}{-\omega_c \omega_2 - j \omega_c^2} \right) = \arg \left(-\frac{1}{-j \frac{\omega_c \omega_2}{Q_c^2 \omega_2^2} + \frac{\omega_c^2}{Q_c^2 \omega_2^2}} \right)$$

$$\Rightarrow \arg T_{OL}(s) = \arg(-1) - \tan^{-1} \left(-\frac{\frac{\omega_c \omega_2}{Q_c^2 \omega_2^2}}{\frac{\omega_c^2}{Q_c^2 \omega_2^2}} \right) = -\pi - \tan^{-1} \left(-\frac{\omega_2}{\omega_c} \right)$$

105 • Chris Basso – APEC 2012


ON Semiconductor®



Output Impedance and Quality Factor

- If we substitute ω_c by its definition, we have:

$$\arg T_{OL}(s) = -\pi - \tan^{-1} \left(-\frac{2}{\sqrt{(1+4Q_c^4)-1}} \right) = -\pi + \tan^{-1} \left(\frac{2}{\sqrt{(1+4Q_c^4)-1}} \right)$$



106 • Chris Basso – APEC 2012

ON Semiconductor®





Output Impedance and Quality Factor

- We can now extract the closed-loop quality coefficient:

$$Q_c = \frac{\sqrt{1 + \tan(\varphi_m)^2}}{\tan(\varphi_m)} = \frac{\sqrt{\cos(\varphi_m)}}{\sin(\varphi_m)}$$

➡ $\varphi_m = \cos^{-1} \left(\frac{\sqrt{4Q_c^4 + 1} - 1}{2Q_c^2} \right)$





107 • Chris Basso – APEC 2012

ON Semiconductor®



Output Impedance and Quality Factor

- The formula considers the vicinity of f_c only: precision?



➡ $Q_c = \sqrt{\left(\frac{\pi}{\ln\left(\frac{47}{128}\right)} \right)^2 + \frac{1}{4}} = 3.1$

$\varphi_m = \cos^{-1} \left(\frac{\sqrt{4Q_c^4 + 1} - 1}{2Q_c^2} \right) \approx 18^\circ$

"Revisiting the Response of Closed Loop of PWM Converters", S. Ben-Yaakov, IEEE Apec 2008


108 • Chris Basso – APEC 2012

ON Semiconductor®



Output Impedance and Quality Factor

- We can ac sweep the output impedance also and check τ_g




109 • Chris Basso — APEC 2012

ON Semiconductor®



Output Impedance and Quality Factor

- We can apply the technique to simple linear regulators



- You have no means to perform open-loop analysis
- Plot its output impedance with a network analyzer...

S. Sandler, C. Hymowitz, "New Technique for Non-Invasive Testing of Regulator Stability", PET Magazine, September 2011


110 • Chris Basso — APEC 2012

ON Semiconductor®



Output Impedance and Quality Factor

- Plot magnitude and phase of Z_{out} and compute τ_g



$$Q = \tau_g \pi f_0 = 1k \times 574.9 \mu s \times 3.14159 = 1.8$$

$$\varphi_m = \cos^{-1} \left(\frac{\sqrt{4Q^4 + 1} - 1}{2Q^2} \right) = \cos^{-1} \left(\frac{\sqrt{4 \times 1.8^4 + 1} - 1}{2 \times 1.8^2} \right) = \cos^{-1} (857m) \approx 31^\circ$$


111 • Chris Basso — APEC 2012

ON Semiconductor®



Output Impedance and Quality Factor

- The LDO circuit is made of the following elements



- We can open its loop and plot the open-loop gain $T_{OL}(s)$


112 • Chris Basso — APEC 2012

ON Semiconductor®



Output Impedance and Quality Factor

- The open-loop plot confirms the experimental results




113 • Chris Basso — APEC 2012

ON Semiconductor®



Output Impedance and Quality Factor

- The phase margin is increased to 60°



$$Q = \tau_g \pi f_0 = 1.3k \times 185.5\mu \times 3.14159 \approx 0.76$$

$$\varphi_m = \cos^{-1} \left(\frac{\sqrt{4Q^4 + 1} - 1}{2Q^2} \right) = \cos^{-1} \left(\frac{\sqrt{4 \times 0.76^4 + 1} - 1}{2 \times 0.76^2} \right) = \cos^{-1} (457m) \approx 63^\circ$$

114 • Chris Basso — APEC 2012

ON Semiconductor®



Course Agenda

- ❑ Introduction to Control Systems
- ❑ Shaping the Error Signal
- ❑ How to Implement the PID Block?
- ❑ The PID at Work with a Buck Converter
- ❑ Considering the Output Impedance
- ❑ Classical Poles/Zeros Placement
- ❑ Shaping the Output Impedance
- ❑ Quality Factor and Phase Margin
- ❑ What is Delay Margin?**
- ❑ Gain Margin is not Enough


115 • Chris Basso — APEC 2012

ON Semiconductor®



Considering a Delay in the Loop

- ❑ Before a decision is actually executed, a delay occurs
- ❑ The delay can be digital (computation time) or analogue
- ❑ A typical delay is the duty-ratio conversion in a VM converter




116 • Chris Basso — APEC 2012

ON Semiconductor®



A Delay is a Time-Domain Shift

- The output signal is the input signal that occurred τ s before




117 • Chris Basso — APEC 2012

ON Semiconductor®



Deriving the Delay

- To account for the delay, we need its Laplace expression



118 • Chris Basso — APEC 2012

ON Semiconductor®




Deriving the Delay

- To account for the delay, we need its Laplace expression

$$\mathcal{L}[y(t)] = \mathcal{L}[u(t-\tau)] \implies ?$$

- Let's start with a sinewave phasor expression



119 • Chris Basso — APEC 2012

ON Semiconductor®



Deriving the Delay


- Let's take the Laplace transform of the new expression

$$Y(s) = U(s)e^{-s\tau} \implies \frac{Y(s)}{U(s)} = \boxed{e^{-s\tau}} \xrightarrow{s=j\omega} \frac{Y(j\omega)}{U(j\omega)} = e^{-j\omega\tau}$$

- Euler phasor formula uses the argument as the exponent

$$e^{-j\omega\tau} \rightarrow e^{j\varphi} \quad \left. \begin{array}{l} \arg e^{-j\omega\tau} = -\omega\tau \\ |e^{-j\omega\tau}| = 1 \end{array} \right\}$$

- A delay block is a simple delay line!




120 • Chris Basso — APEC 2012

ON Semiconductor®



Building the Delay

- A delay line can time-shift the input signal



- Best simulation practice is to buffer the input and the output

D. Adar, S. Ben-Yaakov, "Generic Average Modeling and Simulation of Discrete Controllers", APEC Anaheim, 2001


121 • Chris Basso — APEC 2012

ON Semiconductor®



Building the Delay

- A Bode plot confirms the 0-dB magnitude over frequency



$$\varphi_{100\text{kHz}} = -\omega\tau = -100k \times 6.28 \times 250n \times \frac{180}{\pi} = -9^\circ$$


122 • Chris Basso — APEC 2012

ON Semiconductor®



Adding the Delay in the Laplace Domain

- We can now update our transmission chain with the delay



123 • Chris Basso — APEC 2012

ON Semiconductor®



Adding the Delay in the Laplace Domain

- How do you deal with the term e^{-st} in the transfer function?
- You don't: replace it with a poles/zeros combination!
- A pole will bring phase shift as frequency increases

$$\frac{1}{1+s/\omega_\tau} \rightarrow \arg = -\tan^{-1}\left(\frac{\omega}{\omega_\tau}\right)$$

- But you still need to compensate the transmittance decrease
- A zero will do but now, all is neutralized!

$$\left. \frac{1+s/\omega_\tau}{1-s/\omega_\tau} \right\} \quad \text{mag} = \sqrt{\frac{1+\left(\frac{\omega}{\omega_\tau}\right)^2}{1-\left(\frac{\omega}{\omega_\tau}\right)^2}} = 1 \quad \arg = \tan^{-1}\left(\frac{\omega}{\omega_\tau}\right) - \tan^{-1}\left(\frac{\omega}{\omega_\tau}\right) = 0$$


124 • Chris Basso — APEC 2012

ON Semiconductor®



Calling the RHP Zero for Help

- ❑ Replacing the LHP zero by a RHP zero does the job
 - ❖ Both pole and zero magnitude neutralize each other
 - ❖ The RHPZ phase lags and cumulates with that of the pole



125 • Chris Basso — APEC 2012

ON Semiconductor®



Mapping the Delay to the Pole/Zero Position

- ❑ Both arguments must be equal:

$$\arg(e^{-s\tau}) = \arg\left(\frac{1-s/\omega_\tau}{1+s/\omega_\tau}\right) \implies -\omega\tau = \arg(1-s/\omega_\tau) - \arg(1+s/\omega_\tau)$$

- ❑ Replacing s by $j\omega$

$$-\omega\tau = \tan^{-1}\left(-\frac{\omega}{\omega_\tau}\right) - \tan^{-1}\left(\frac{\omega}{\omega_\tau}\right) = -2\tan^{-1}\left(\frac{\omega}{\omega_\tau}\right)$$

- ❑ Use the arctangent Taylor series equivalent:

$$\tan^{-1} x \approx x - \frac{x^3}{3} + \frac{x^5}{5} + \dots \implies -\omega\tau \approx -2 \left[\frac{\omega}{\omega_\tau} - \boxed{\frac{\left(\frac{\omega}{\omega_\tau}\right)^3}{3} + \frac{\left(\frac{\omega}{\omega_\tau}\right)^5}{5}} \right] \approx 0$$

126 • Chris Basso — APEC 2012

ON Semiconductor®



We Have the Padé Approximation

- Solving for $\omega\tau$ gives us...

$$\omega_\tau = \frac{2}{\tau}$$



Henri Padé
1863-1953

- Substituting $\omega\tau$ in our first expression

$$e^{-s\tau} \approx \frac{1 - \frac{s\tau}{2}}{1 + \frac{s\tau}{2}}$$

- This is the 1st-order Padé approximant of an exponential

$$e^x \approx \frac{1 + \frac{x}{2}}{1 - \frac{x}{2}} \quad \xrightarrow{\text{2nd-order}} \quad e^x \approx \frac{1 + \frac{1}{2}x + \frac{1}{12}x^2}{1 - \frac{1}{2}x + \frac{1}{12}x^2}$$

http://en.wikipedia.org/wiki/Padé_approximant

127 • Chris Basso — APEC 2012


ON Semiconductor®



Padé Approximant Frequency Response

- When frequency increases, a phase deviation occurs

dB



→ Use higher order approximants to improve precision


128 • Chris Basso — APEC 2012

ON Semiconductor®



How to Avoid the Delay Line?

- ❑ A delay line adds computational burden in simulations
- ❑ Is there any simpler circuit that could be used?




129 • Chris Basso — APEC 2012

ON Semiconductor®



How to Avoid the Delay Line?

- ❑ Good phase response of the analogue circuit



130 • Chris Basso — APEC 2012

ON Semiconductor®



Delay Margin versus Phase Margin

- The characteristic equation is affected by the delay:

$$\chi(s) = 1 + T(s) = 0 \quad \xrightarrow{\text{Unity return denominator } T(s)} \quad \chi(s) = 1 + e^{-s\tau} T(s) = 0$$

- The stability condition for the magnitude does not change:

$$|e^{-s\tau_{\max}} T(\omega_c)| = 1 \quad \xrightarrow{} \quad |e^{-s\tau}| = 1 \quad \xrightarrow{} \quad |T(\omega_c)| = 1$$

- The stability condition for the argument does change:

$$-\pi = \arg(e^{-s\tau_{\max}}) + \arg T(\omega_c) = -\omega\tau_{\max} + \arg T(\omega_c)$$

The max acceptable delay in the loop

$\tau_{\max} = \frac{\varphi_m}{\omega_c}$

$\varphi_m = \pi + \arg T(\omega_c)$
 Solving for τ_{\max}

131 • Chris Basso — APEC 2012

ON Semiconductor®



Delay Margin versus Phase Margin

- The delay margin is thus defined by:

$$\Delta\tau = \tau_{\max} - \tau$$

Current delay
Maximum acceptable delay

- A buck converter features a 250-ns internal delay
- At a 100-kHz crossover, the phase margin is 49.5°
- The maximum delay, accounting for 250 ns, is:

$$\tau_{\max} = \frac{\varphi_m}{\omega_c} = \frac{49.5}{2\pi \times 100k} \frac{\pi}{180} = 1.375 \mu\text{s}$$

$$\Delta\tau = 1.375 - 0.250 = 1.125 \mu\text{s} \quad \longrightarrow \text{Maximum acceptable extra delay}$$


132 • Chris Basso — APEC 2012

ON Semiconductor®



Checking via Simulation

- The delay is simply added in series with the PWM block




133 • Chris Basso — APEC 2012

ON Semiconductor®



Checking via Simulation

- With a 250-ns delay, the phase margin is acceptable




134 • Chris Basso — APEC 2012

ON Semiconductor®



Checking via Simulation

- ❑ If we add 1.125 μ s to 250 ns, no phase margin at all!



135 • Chris Basso — APEC 2012

ON Semiconductor®



Course Agenda

- ❑ Introduction to Control Systems
- ❑ Shaping the Error Signal
- ❑ How to Implement the PID Block?
- ❑ The PID at Work with a Buck Converter
- ❑ Considering the Output Impedance
- ❑ Classical Poles/Zeros Placement
- ❑ Shaping the Output Impedance
- ❑ Quality Factor and Phase Margin
- ❑ What is Delay Margin?
- ❑ Gain Margin is not Enough**


136 • Chris Basso — APEC 2012

ON Semiconductor®



Gain Margin Defines the Robustness

- GM defines the robustness of a system to gain variations



- If the gain drifts up by 38 dB, we have oscillations


137 • Chris Basso — APEC 2012

ON Semiconductor®



Gain Margin Defines the Robustness

- In Bode representation but also in Nyquist




138 • Chris Basso — APEC 2012

ON Semiconductor®



Gain Margin in Nyquist

- What really matters is the distance to the "-1" point




139 • Chris Basso — APEC 2012

ON Semiconductor®



Rejecting the Perturbation

- A closed-loop system rejects the incoming perturbation u_1



$$y(s) = u_2(s) \frac{T(s)}{1+T(s)} - u_1(s) \frac{1}{1+T(s)}$$

↑
Sensitivity function S

$$\left. \right\} h = |1+T(s)| = \frac{1}{S}$$


140 • Chris Basso — APEC 2012

ON Semiconductor®



Watch for a Peak in S

- ❑ The trajectory must keep away from the "-1" point
- ❑ A 0.5-radius circle detects a peak in S : modulus margin




141 • Chris Basso — APEC 2012

ON Semiconductor®



Bode can also Show the Modulus Margin



142 • Chris Basso — APEC 2012

ON Semiconductor®



Conclusion

- ❑ Switching or linear power supplies are regulators
- ❑ Applying a pure mathematical compensation brings problems
- ❑ Engineering judgment found output impedance guilty
- ❑ Lack of sufficient gain at resonance brings oscillations
- ❑ Standard poles/zeros placement method gives good results
- ❑ For high-speed dc-dc converters, resistive shaping rules
- ❑ Q to phase margin approximation requires engineering judgment
- ❑ Less known delay and modulus margins are useful figures!



Merci !
Thank you!
Xiè-xie!