	Network interface		CPU interconnect	
	Hard IP		Hard IP	
ARM Multi-core processor (control surface)	FPGA Reconfigurable logic (data plane)			Accelerator Vector computation Compression encryption Data structure Scheduling queue
	Hard IP			
	On-board DRAM			