# Handling Soft Modules in General Non-slicing Floorplan using Lagrangian Relaxation

F.Y. Young<sup>1</sup>, Chris C.N. Chu<sup>2</sup>, W.S. Luk<sup>3</sup> and Y.C. Wong<sup>3</sup>

<sup>1</sup>Department of Computer Science and Engineering The Chinese University of Hong Kong New Territories, Hong Kong

<sup>2</sup>Department of Electrical and Computer Engineering Iowa State University Ames, IA 50011

> <sup>3</sup>Synopsys, Inc. 700 East Middlefield Road Mountain View, CA 94043-4033

#### Abstract

In the early stage of floorplan design, many modules have large flexibilities in shape (soft modules). Handling soft modules in general non-slicing floorplan is a complicated problem. Many previous works have attempted to tackle this problem [12, 9, 8, 4] using heuristics or numerical methods but none of them can solve it optimally and efficiently. In this paper, we show how this problem can be solved optimally by geometric programming using the Lagrangian relaxation technique. The resulting Lagrangian relaxation subproblem is so simple that the optimal size of each module can be computed in linear time. We implemented this method in a simulated annealing framework based on the sequence pair representation. The geometric program is invoked in every iteration of the annealing process to compute the optimal size of each module to give the best packing. The execution time is much faster (at least 15 times faster for data sets with more than 50 modules) than that of the most updated previous work [7]. For a benchmark data with 49 modules, we take 3.7 hours in total for the whole annealing process using a 600 MHz Pentium III processor while the convex programming approach in [7] needs seven days using a 250 MHz DEC Alpha. Our technique will also be applicable to other floorplanning algorithms which use constraint graphs to find module positions in the final packing.

## 1 Introduction

Floorplanning has become increasingly important in physical design of VLSI circuits due to the advance in the deep sub-micron technology. Many floorplanning algorithms were proposed in recent years and many of them make use of constraint graphs to compute module positions in the final packing. Unfortunately, it is not known how shape flexibilities of soft modules can be handled efficiently using constraint graphs. This is an important problem since soft modules are common in the floorplanning stage when many designs are not yet done in details. Some previous works [12, 9, 8, 4] have attempted to tackle this problem but none of them succeeded in obtaining the optimal solution efficiently.


There are two types of floorplans: slicing and non-slicing. A slicing floorplan is a floorplan which can be obtained by recursively cutting rectangles horizontally or vertically. A non-slicing floorplan is one that is not restricted to be slicing. Figure 1 shows an example of each. Non-slicing floorplans are a more general representation that can describe all kinds of packings. However slicing floorplans have an important advantage over non-slicing one, which is, there are efficient algorithms to handle soft modules in slicing floorplans optimally. A well known approach by Wong et. at [13] uses shape curve representation. A shape curve can describe all possible shapes of a module and these shape curves can be added up horizontally or vertically to produce new shape curves for supermodules containing more than one basic modules. Wang et. al [11] and Moh et. al [5] use numerical optimization methods. Moh et. al [5] formulate the problem as a geometric programming and find its global minimum using some standard convex optimization techniques. However all these methods are limited to placement topology of rectangular dissection only, i.e. slicing.


The problem of handling soft modules becomes more complicated in non-slicing floorplans. Both Pan et. al [9] and Wang et. al [12] try to generalize Stockmeyer's algorithm [10] to non-slicing floorplan. Kang et. al [4] extend the BSG method [8] to handle soft modules using heuristics. These methods are either sub-optimal or applicable to some specific non-slicing structures only. Murata et. al [7] follow the framework of [5] and try to reduce the number of variables and functions when formulating the problem so as to improve the efficiency. However, the execution time of their method to find an exact solution is still very long. It takes seven days to pack a benchmark data with 49 modules.

In this paper, we will present an efficient method to handle shape flexibilities of soft modules in general non-slicing floorplans optimally. The problem is formulated as a geometric program but we use the Lagrangian relaxation technique [6], a general technique for constrained non-linear optimization, to solve the problem efficiently. This technique transforms the problem into a sequence of subproblems called Lagrangian relaxation subproblems. Each subproblem can be significantly simplified by the Kuhn-Tucker conditions. The resulting subproblem is so simple that the size of each module can be computed in linear time. This complexity can be further reduced to a constant on average by using a different representation for non-slicing floorplans that supports planar constraint graphs.

We implemented this method in a simulated annealing framework using the sequence pair representation. The objective of the annealing process is to minimize the total packing area and interconnect cost. To evaluate the area in each iteration of the annealing process, we use the geometric program to compute the optimal packing area taking into account the shape flexibilities of all the soft modules simultaneously. Our floorplanner can pack much faster than the most updated previous work [7]. For the benchmark data with 49 modules, we take only 3.7 hours in total for the whole annealing process using a 600 MHz Pentium III processor while the convex programming approach in [7] needs seven days using a 250 MHz DEC Alpha. Our method will also be applicable to other floorplanning algorithms which make use of constraint graphs to compute module positions in the final packing.

The rest of this paper is organized as follow: We will formulate the problem in the next section. Section three describes briefly the sequence pair representation. We will formulate the geometric program in section four. In section five, we will explain in details the Lagrangian relaxation technique. Experimental results will be shown in section six and some remarks will be given in the last section.





Slicing Floorplan

Non-slicing Floorplan

Figure 1: Slicing and Non-slicing Floorplan

## 2 Problem Formulation

We consider two kinds of modules: hard modules and soft modules. A hard module is a module whose dimension is fixed. A soft module is one whose area is fixed but its dimension can be changed as long as its aspect ratio, i.e., the ratio of height to width, is within a given range. In this problem, we are given n modules of areas  $A_1$ ,  $A_2$ , ...,  $A_n$  and their aspect ratio ranges  $[r_{1,min}, r_{1,max}]$ ,  $[r_{2,min}, r_{2,max}]$ , ...,  $[r_{n,min}, r_{n,max}]$ . In case of a hard module, the maximum and minimum aspect ratio will be the same.

A packing of a set of modules is a non-overlap placement of the modules. A feasible packing is a packing such that the widths and heights of the modules are consistent with their aspect ratio constraints and area constraints. We measure the area of a packing as the area of the smallest rectangle enclosing all the modules.

We are also given the netlist information:  $net_1, net_2, ..., net_m$  and the relative positions of the I/O pins  $p_1, p_2, ..., p_q$  along the boundary of the chip. For each net  $net_i$  where  $1 \le i \le m$ , we are given its weight, the I/O pin and the set of modules it is connected to. Our objective is to obtain a feasible packing minimizing the total packing area and interconnect cost. We use the simulated annealing technique (based on the sequence pair representation) to search the solution space. For each intermediate solution in the annealing process, we evaluate the packing by computing a linear function of its area and interconnect cost. However, there can be many realizations of the same packing due to the shape flexibilities of the soft modules. The most important contribution of our

work is that we devised an efficient method to compute the shapes of the soft modules to give the optimal packing. The problem is formulated as follows:

**Problem FP/AM** Given a set of hard and soft modules with area and aspect ratio constraints, and a specific packing topology of these modules described by a pair of vertical and horizontal constraint graphs, find the optimal shape of each module so as to produce the smallest possible feasible packing taking into consideration the shape flexibilities of all the soft modules simultaneously.

## 3 Sequence Pair and Constraint Graph

We use sequence-pair to represent a general floorplan in the annealing process. A sequence-pair of a set of module is a pair of combinations of the module names. For example, s = (abcd, bacd) is a sequence-pair of the module set  $\{a, b, c, d\}$ . We can derive the relative positions between the modules from a sequence-pair s by the following rules:

**V-constraint:** If s = ( ... a ... b ..., ... b ... a ... ), module b is below module a.

We can use constraint graphs to represent these horizontal and vertical placement relationships. A horizontal (vertical) constraint graph  $G_h$  ( $G_v$ ) for a set of n modules is a graph of n vertices with the vertices representing the modules and the edges representing the horizontal (vertical) placement constraints. For example, if module b is on the right hand side of module a, we will add an edge from a to b in the horizontal constraint graph with a weight equal to the width of a. The reason is that if b is on the right hand side of a, its lower left corner (notice that we always refer the position of a module by the coordinates its lower left corner) should be at a distance of at least the width of a from the lower left corner of a. Similarly, if module b is above module a, we will add an edge from a to b in the vertical constraint graph with a weight equal to the height of a. We can build these graphs directly from a sequence-pair representation s:

- Add an edge from a to b labeled  $w_a$  to the horizontal constraint graph  $G_h$  where  $w_a$  is the width of a iff s = ( ... a ... b ... ).
- Add an edge from b to a labeled  $h_b$  to the vertical constraint graph  $G_v$  where  $h_b$  is the height of b iff s = ( ... a ... b ..., ... b ... a ... )

Figure 2 shows the horizontal and vertical constraint graphs for the sequence pair s = (abcd, bacd). In this example, the orders of a and b in the two sequences are different (..a..b.., ..b..a..), so a is above b and there is an edge from b to a labeled  $h_b$  in the vertical constraint graph. For modules a and c, their orders are the same in both sequences (..a..c.., ..a..c..), so c is on the right hand side of a and there is an edge from a to c labeled  $w_a$  in the horizontal constraint graph. In this way, we can construct the horizontal and vertical constraint graphs by looking at the orders of every pair of modules in the two sequences. In the annealing process, we can modify a sequence pair by two kinds of moves:

M1: Exchange two modules in the first sequence only.

M2: Exchange two modules in both sequences.

These two moves are sufficient to transform any sequence pair  $\alpha$  to any other arbitrary sequence pair  $\beta$  in one or more steps.




Figure 2: Constraint graphs for the sequence pair (abcd, bacd)

## 4 Formulation of the Geometric Program

We are given n modules  $M_1$ ,  $M_2$ , ...,  $M_n$  of areas  $A_1$ ,  $A_2$ , ...,  $A_n$ . For each module  $M_i$  where  $1 \leq i \leq n$ , its minimum and maximum aspect ratios are  $r_{i,min}$  and  $r_{i,max}$  respectively. The minimum and maximum width of  $M_i$  are thus  $L_i = \sqrt{A_i/r_{i,max}}$  and  $U_i = \sqrt{A_i/r_{i,min}}$  respectively. We are also given the topology of the packing described by a pair of horizontal and vertical constraint graphs. Let  $x_i$  denote the smallest x position of the lower left corner of module i satisfying all the horizontal constraints in the horizontal constraint graph  $G_h$ . Similarly,  $y_i$  denotes the smallest y position of the lower left corner of module i satisfying all the vertical constraints in the vertical constraint graph  $G_v$ . Then for each edge e(i,j) from module i to module j in  $G_h$ , we have the following constraint:

$$x_i + w_i \leq x_j$$

where  $w_i$  is the width of module i. Similarly, for each edge e(i, j) from module i to module j in  $G_v$ , we have the following constraint:

$$y_i + \frac{A_i}{w_i} \le y_j$$

In the horizontal constraint graph  $G_h$ , we denote the set of sources and sinks by  $s_h$  and  $t_h$  respectively where a source is a vertex without in-coming edge and a sink is a vertex without out-going edge. Similarly, we use  $s_v$  and  $t_v$  to denote the set of sources and sinks in  $G_v$  respectively. Then for each module i in  $s_h$ :

$$x_i = 0;$$

and for each module i in  $s_v$ :

$$y_i = 0;$$

For simplicity, we add one dummy vertex labeled n+1 to each  $G_h$  and  $G_v$ . The dummy vertex in  $G_h$  and  $G_v$  represents the rightmost and the topmost boundary of the chip respectively. Edge e(i, n+1) with weight  $w_i$  is added to  $G_h$  for each  $i \in t_h$  because the rightmost chip boundary should be at a distance of at least  $w_i$  from each module  $i \in t_h$ . Similarly, e(i, n+1) with weight  $\frac{A_i}{w_i}$  is added to  $G_v$  for each  $i \in t_v$ . From now onwards, we assume that the constraint graphs  $G_h$  and  $G_v$  contain these additional vertices and edges. The problem can be formulated as the following geometric programming PP (Primal Problem):

$$\begin{array}{lll} \text{Minimize} & x_{n+1}y_{n+1} \\ \text{Subject to} & x_i+w_i \leq x_j & \forall e(i,j) \in G_h & \text{(A)} \\ & y_i+\frac{A_i}{w_i} \leq y_j & \forall e(i,j) \in G_v & \text{(B)} \\ & L_i \leq w_i \leq U_i & \forall 1 \leq i \leq n & \text{(C)} \end{array}$$

## 5 Lagrangian Relaxation

According to the Lagrangian relaxation procedure, we can introduce non-negative multipliers, called Lagrange multipliers, to the constraints in order to get rid of those difficult constraints and incorporate them into the objective function. Let  $\lambda_{i,j}$  denotes the multiplier for the constraint  $x_i + w_i \leq x_j$  in (A) and  $\mu_{i,j}$  denotes the multiplier for the constraint  $y_i + \frac{A_i}{w_i} \leq y_j$  in (B). Let  $\vec{\lambda}$  and  $\vec{\mu}$  be vectors of all the Lagrange multipliers introduced to the constraints in (A) and (B) respectively. Then the Lagrangian relaxation subproblem associated with the multiplier  $\vec{\lambda}$  and  $\vec{\mu}$ , denoted by  $LRS/(\vec{\lambda}, \vec{\mu})$ , becomes:

$$\begin{array}{ll} \text{Minimize} & x_{n+1}y_{n+1} + \\ & \sum_{e(i,j) \in G_h} \lambda_{i,j}(x_i + w_i - x_j) + \\ & \sum_{e(i,j) \in G_v} \mu_{i,j}(y_i + \frac{A_i}{w_i} - y_j) \\ \text{Subject to} & L_i \leq w_i \leq U_i & \forall 1 \leq i \leq n \end{array}$$

Let  $Q(\vec{\lambda}, \vec{\mu})$  denotes the optimal value of the problem  $LRS/(\vec{\lambda}, \vec{\mu})$ . We define the Lagrangian dual problem LDP of PP as follows:

$$\begin{array}{ll} \text{Maximize} & Q(\vec{\lambda}, \vec{\mu}) \\ \text{Subject to} & \vec{\lambda} \geq 0 \text{ and } \vec{\mu} \geq 0 \end{array}$$

Since PP can be transformed into a convex problem [7], we can apply Theorem 6.2.4 of [6] and imply that if  $(\vec{\lambda}, \vec{\mu})$  is the optimal solution to LDP, the optimal solution of  $LRS/(\vec{\lambda}, \vec{\mu})$  will also optimize PP.

### 5.1 Simplification of the Lagrangian Relaxation Subproblem

The Lagrangian relaxation subprogram  $LRS/(\vec{\lambda}, \vec{\mu})$  can be greatly simplified by the Kuhn-Tucker conditions. Consider the Lagrangian  $\zeta$  of PP [6]:

$$\zeta = x_{n+1}y_{n+1} + \sum_{e(i,j) \in G_h} \lambda_{i,j}(x_i + w_i - x_j) + \sum_{e(i,j) \in G_v} \mu_{i,j}(y_i + \frac{A_i}{w_i} - y_j) + \\ \sum_{1 \le i \le n} u_i(L_i - w_i) + \sum_{1 \le i \le n} v_i(w_i - U_i)$$

$$= x_{n+1}y_{n+1} - \sum_{e(i,n+1) \in G_h} \lambda_{i,n+1}x_{n+1} - \sum_{e(i,n+1) \in G_v} \mu_{i,n+1}y_{n+1} + \\ \sum_{1 \le i \le n} (\sum_{e(i,j) \in G_h} \lambda_{i,j} - \sum_{e(j,i) \in G_h} \lambda_{j,i})x_i + \\ \sum_{1 \le i \le n} (\sum_{e(i,j) \in G_v} \mu_{i,j} - \sum_{e(j,i) \in G_v} \mu_{j,i})y_i + \\ \sum_{1 \le i \le n} ((\sum_{e(i,j) \in G_h} \lambda_{i,j})w_i + (\sum_{e(i,j) \in G_v} \mu_{i,j})\frac{A_i}{w_i}) + \\ \sum_{1 \le i \le n} u_i(L_i - w_i) + \sum_{1 \le i \le n} v_i(w_i - U_i)$$

The Kuhn-Tucker conditions imply that  $\partial \zeta/\partial x_i = 0$  and  $\partial \zeta/\partial y_i = 0$  for all  $1 \le i \le n+1$  at the optimal solution of PP. Therefore, in searching for the  $\vec{\lambda}$  and  $\vec{\mu}$  to optimize LDP, we only need to consider those multipliers such that these conditions are satisfied. Therefore for all  $1 \le i \le n$ :

$$\partial \zeta / \partial x_i = \sum_{e(i,j) \in G_h} \lambda_{i,j} - \sum_{e(j,i) \in G_h} \lambda_{j,i} = 0$$
$$\partial \zeta / \partial y_i = \sum_{e(i,j) \in G_v} \mu_{i,j} - \sum_{e(j,i) \in G_v} \mu_{j,i} = 0$$

and

$$\begin{array}{lcl} \partial \zeta/\partial x_{n+1} & = & y_{n+1} - \sum_{e(i,n+1) \in G_h} \lambda_{i,n+1} = 0 \\ \\ \partial \zeta/\partial y_{n+1} & = & x_{n+1} - \sum_{e(i,n+1) \in G_v} \mu_{i,n+1} = 0 \end{array}$$

Rearrange:

$$\sum_{e(j,i)\in G_h} \lambda_{j,i} = \sum_{e(i,j)\in G_h} \lambda_{i,j} \tag{1}$$

$$\sum_{e(j,i)\in G_v} \mu_{j,i} = \sum_{e(i,j)\in G_v} \mu_{i,j} \tag{2}$$

and

$$y_{n+1} = \sum_{e(i,n+1) \in G_h} \lambda_{i,n+1} \tag{3}$$

$$y_{n+1} = \sum_{e(i,n+1)\in G_h} \lambda_{i,n+1}$$

$$x_{n+1} = \sum_{e(i,n+1)\in G_n} \mu_{i,n+1}$$
(4)

We use  $\Omega$  to denote the set of  $(\vec{\lambda}, \vec{\mu})$  satisfying the above relationships (1) - (4) for a given pair of horizontal and vertical constraint graphs. If  $(\vec{\lambda}, \vec{\mu}) \in \Omega$ , the objective function F of  $LRS/(\vec{\lambda}, \vec{\mu})$ becomes:

$$F = \sum_{1 \le i \le n} ((\sum_{e(i,j) \in G_h} \lambda_{i,j}) w_i + (\sum_{e(i,j) \in G_v} \mu_{i,j}) \frac{A_i}{w_i}) - (\sum_{e(i,n+1) \in G_h} \lambda_{i,n+1}) (\sum_{e(i,n+1) \in G_v} \mu_{i,n+1})$$

where  $(\sum_{e(i,n+1)\in G_h} \lambda_{i,n+1})(\sum_{e(i,n+1)\in G_n} \mu_{i,n+1})$  is a constant for a fixed  $(\vec{\lambda},\vec{\mu})$ .

#### Solving $LRS/(\vec{\lambda}, \vec{\mu})$ 5.2

In this section, we consider solving the Lagrangian relaxation subproblem  $LRS/(\vec{\lambda}, \vec{\mu})$  when  $(\vec{\lambda}, \vec{\mu}) \in$  $\Omega$ , i.e., computing  $w_i$  for  $1 \leq i \leq n$ . F can be written as:

$$F = k + \sum_{1 \le i \le n} ((\sum_{e(i,j) \in G_h} \lambda_{i,j}) w_i + (\sum_{e(i,j) \in G_v} \mu_{i,j}) \frac{A_i}{w_i})$$

where  $k = -(\sum_{e(i,n+1)\in G_n} \lambda_{i,n+1})(\sum_{e(i,n+1)\in G_v} \mu_{i,n+1})$  is a constant. Differentiate F with respect to  $w_i$  in order to get the optimal value of  $w_i$  to minimize F:

$$\begin{split} \frac{\partial F}{\partial w_i} &= 0 \\ \sum_{e(i,j) \in G_h} \lambda_{i,j} - \frac{A_i}{w_i^2} \sum_{e(i,j) \in G_v} \mu_{i,j} &= 0 \\ w_i &= \sqrt{\frac{A_i \times \sum_{e(i,j) \in G_v} \mu_{i,j}}{\sum_{e(i,j) \in G_h} \lambda_{i,j}}} \end{split}$$

Recall that  $w_i$  must lie within the range  $[L_i, U_i]$ . Let  $w_i^*$  denote  $\sqrt{\frac{A_i \times \sum_{e(i,j) \in G_v} \mu_{i,j}}{\sum_{e(i,j) \in G_k} \lambda_{i,j}}}$ . Since  $\partial F/\partial w_i$ is positive for  $w_i < w_i^*$  and negative for  $w_i > w_i^*$ , the optimal  $w_i$  can be computed as:

$$w_i = \min\{U_i, \max\{L_i, w_i^*\}\}\$$

The total time to compute the widths of all the modules are  $O(|E_h| + |E_v|)$  where  $|E_h|$  and  $|E_v|$  are the numbers of edges in the horizontal and vertical constraint graphs respectively. The algorithm Find-Width below outlines the steps to solve  $LRS/(\vec{\lambda}, \vec{\mu})$ :

```
Algorithm Find-width
/* This algorithm solves LRS/(\vec{\lambda}, \vec{\mu}) optimally given
(\vec{\lambda}, \vec{\mu}) \in \Omega */
Input:
            Areas A_1, A_2, ..., A_n
            Lower bounds of widths L_1, L_2, ..., L_n
            Upper bounds of widths U_1, U_2, ..., U_n
            Constraint graphs G_v and G_h
            Lagrange multipliers (\vec{\lambda}, \vec{\mu}) \in \Omega
Output: Widths w_1, w_2, ..., w_n
     For i = 1 \ to \ n
1.
2.
            sum_1 = sum_2 = 0
            For all e(i, j) \in G_h
3.
4.
                Compute sum_1 = sum_1 + \lambda_{i,j}
            For all e(i, j) \in G_v
5.
6.
                Compute sum_2 = sum_2 + \mu_{i,j}
            If (sum_1 \neq 0) and (sum_2/sum_1 \geq 0)
7.
                Compute w^* = \sqrt{A_i * sum_2/sum_1}
7.
                w_i = \min\{U_i, \max\{L_i, w^*\}\}
8.
```

## 5.3 Solving LDP

As explained above, we only need to consider those  $(\vec{\lambda}, \vec{\mu}) \in \Omega$  in order to maximize  $Q(\vec{\lambda}, \vec{\mu})$  in the LDP problem. We used a subgradient optimization method to search for the optimal  $(\vec{\lambda}, \vec{\mu})$ . Starting from an arbitrary  $(\vec{\lambda}, \vec{\mu}) \in \Omega$  in step k, we will move to a new pair  $(\vec{\lambda'}, \vec{\mu'})$  by following the subgradient direction:

$$\lambda'_{i,j} = [\lambda_{i,j} + \rho_k(x_i + w_i - x_j)]^+$$
  
$$\mu'_{i,j} = [\mu_{i,j} + \rho_k(y_i + \frac{A_i}{w_i} - y_j)]^+$$

where

$$[x]^+ = \begin{cases} x & \text{if } x > 0, \\ 0 & \text{if } x \le 0. \end{cases}$$

and  $\rho_k$  is a step size such that  $\lim_{k\to\infty}\rho_k=0$  and  $\sum_{k=1}^{\infty}\rho_k=\infty$ . After updating  $\vec{\lambda}$  and  $\vec{\mu}$ , we will project  $(\vec{\lambda'},\vec{\mu'})$  back to the nearest point  $(\vec{\lambda^*},\vec{\mu^*})$  in  $\Omega$  and solve the Lagrangian relaxation subproblem  $LRS/(\vec{\lambda^*},\vec{\mu^*})$  using the method described in section 5.2. This procedure is repeated until the solution converges. The following algorithm summarizes the steps to solve LDP:

Algorithm Solve-LDP

/\* This algorithm solves the LDP problem optimally. Given the placement topology described by a pair of constraint graphs, it computes the optimal values for the widths of the modules to minimize the total packing area. \*/

Areas  $A_1, A_2, ..., A_n$ Input:

Lower bounds of widths  $L_1, L_2, ..., L_n$ 

Upper bounds of widths  $U_1, U_2, ..., U_n$ 

Constraint graphs  $G_v$  and  $G_h$ 

Output: Widths  $w_1, w_2, ..., w_n$ 

Initialize  $(\vec{\lambda}, \vec{\mu})$  and  $\rho_1$ 

2. k = 1

3. Repeat

4. Call Find-width() to solve  $LRS(\lambda, \mu)$ 

Compute  $(x_i, y_i) \ \forall 1 \leq i \leq n+1$  using the longest path algorithm 5.

Compute  $\lambda'_{i,j} = [\lambda_{i,j} + \rho_k(x_i + w_i - x_j)]^+ \quad \forall e(i,j) \in G_h$ 6.

Compute  $\mu'_{i,j} = [\mu_{i,j} + \rho_k(y_i + \frac{A_i}{w_i} - y_j)]^+ \quad \forall e(i,j) \in G_v$ Project  $(\vec{\lambda'}, \vec{\mu'})$  to  $(\vec{\lambda^*}, \vec{\mu^*})$  such that  $(\vec{\lambda^*}, \vec{\mu^*}) \in \Omega$ 7.

8.

9. k = k + 1

 $(\vec{\lambda}, \vec{\mu}) = (\vec{\lambda^*}, \vec{\mu^*})$ 10.

11. Until  $w_i$ 's converge

## Projection

As described above, we used subgradient optimization to search for the optimal  $(\vec{\lambda}, \vec{\mu})$ . Starting from an arbitrary  $(\vec{\lambda}, \vec{\mu}) \in \Omega$ , we will move to a new pair  $(\vec{\lambda'}, \vec{\mu'})$  by following the subgradient direction.  $(\vec{\lambda'}, \vec{\mu'})$  will then be projected back to the nearest point  $(\vec{\lambda^*}, \vec{\mu^*})$  in  $\Omega$  based on the 2norm measure. This projection step is done by finding an orthonormal bases  $\vec{\lambda_1}, \ldots, \vec{\lambda_p}, \vec{\mu_1}, \ldots, \vec{\mu_q}$ of  $\Omega$ . Then

$$\vec{\lambda^*} = \sum_{i=1}^{p} (\vec{\lambda'} \cdot \vec{\lambda_i}) \vec{\lambda_i} \tag{5}$$

$$\vec{\mu^*} = \sum_{i=1}^{q} (\vec{\mu'} \cdot \vec{\mu_i}) \vec{\mu_i} \tag{6}$$

To find the orthonormal bases spanning  $\Omega$ , we first find a set I of independent vectors spanning  $\Omega$  using QR decomposition. For simplicity, we consider  $\lambda$ 's only in the following discussion. Let  $\Omega_{\lambda}$ denote the set of  $\vec{\lambda}$  satisfying the relationships (1) and (3) and let

$$Q_{\lambda}\vec{\lambda} = \vec{y}$$

be the system of equations described by (1) and (3). By QR decomposition, we can write each dependent variable  $\lambda_i$  in  $\vec{\lambda}$  as a linear combination of the other independent variables  $\lambda_j$ 's in  $\vec{\lambda}$ :

$$\lambda_i = \sum_j \alpha_{i,j} \lambda_j$$

From these formulae, we can obtain a set of independent vectors  $I_{\lambda}$  spanning  $\Omega_{\lambda}$ . Notice that in equation (1) to (4), each variable will appear at most twice and their coefficients are either 1 or -1, so the QR decomposition step takes only  $O(n^2)$  time, instead of  $O(n^3)$ , where n is the total

number of modules and there is no floating point division throughout the whole process. Then we apply the Gram-Schmidt process [2] to obtain the orthonormal bases from  $I_{\lambda}$ :

```
Algorithm Gram\text{-}Schmidt
Input: An independent set \vec{v_1}, \ldots, \vec{v_m} \in R^p
Output: An orthonormal set \vec{q_1}, \ldots, \vec{q_m} \in R^p such that the set q_1, \ldots, q_m spans the same space as v_1, \ldots, v_m
1. For k = 1, \ldots, m
2. For i = 1, \ldots, k-1 (skip when k = 1)
3. r_{ik} = \vec{v_k} \cdot \vec{v_i}
4. \vec{v_k} = \vec{v_k} - r_{ik}\vec{v_i}
5. r_{kk} = ||\vec{v_k}||_2
6. \vec{v_k} = \frac{1}{r_{kk}}\vec{v_k}
```

The Gram-Schmidt Algorithm takes  $O(|E|^3)$  where |E| is the number of edges in the constraint graph. Fortunately, we only need to do the QR Decomposition and Gram-Schmidt process once for each sequence pair. After finding an orthonormal set of vector, we can repeatedly use this set to do projection in searching for an optimal  $(\vec{\lambda}, \vec{\mu}) \in \Omega$  according to equation (5) and (6). Another useful incremental technique to improve the efficiency is due to the observation that the structures of the constraint graphs are unchanged if we just exchange two modules in a move of the annealing process (M2), so we do not need to re-compute the orthonormal bases in almost half of the iterations.

# 6 Experimental Results

We tested our floorplanner with the MCNC benchmarks and some randomly generated data sets using a 600MHz Pentium III processor. In all the experiments, the weightings between the area term and the wirelength term in the cost function of the annealing process are approximately balanced. We did three sets of experiments. In the first set, we want to know the speed and quality of sizing all the modules once by the Lagrangian relaxation method. We randomly generated six data sets with 10 to 500 modules each. The aspect ratio of each module can range from 0.1 to 10.0 and the areas of the modules are randomly generated in the range between 0 and 500000. The sizing procedure is applied only once at the end of the annealing process and the chip aspect ratio can range between 0.5 to 2.0. The result is shown in Table 1. Notice that the result for each data set is obtained by repeating the experiment six times and picking the best one. Figure 3 shows the packings for the data set with 100 modules before and after the sizing procedure. Murata and Kuh [7] has also reported the speed and quality of their method on data set with module size randomly generated in the range between  $100^2$  to  $100000^2$  running on a 250 MHz Alpha DEC and their results is shown in Table 2.

In the second set of experiments, we apply the sizing procedure in every iteration of the annealing process. We use the same set of parameters as in [7]: the initial temperature is decided such that the acceptance ratio is 95%; the temperature is exponentially lowered in 4 decades by 20 steps; the number of iterations in one temperature step is ten times the number of modules and the aspect ratio of the whole chip is approximately one. The temperature drops until it is below a certain

#Module	Deadspace (%)	Deadspace (%)	Time (sec)
	Before Sizing	After Sizing	
10	9	0	0.35
20	7	0	1.38
50	9	0	2.84
100	11	0	8.90
200	11	1	148.8
500	14	3	4697.1

Table 1: The speed and quality of the sizing procedure.

#Module	Deadspace (%) Deadspace (		$\mathrm{Time}\;(\mathrm{sec})$
	Before Sizing	After Sizing	
10	26	1	0.396
20	11	0	4.93
50	9	1	60.5
100	7	1	937
200	7	1	7140
500	9	2	73834


Table 2: Results from [7]

threshold  $(1 \times 10^{-10})$ . We test our method using the benchmark data sets and the aspect ratio of the modules can range between 0.1 to 10.0. The results is shown in Table 3. Note that our experiments are performed on a 600MHz Pentium III processor while [7] used a 250MHz DEC Alpha processor. Figure 4 shows a result packing for ami33.

In the last set of experiments, we also use the benchmark data sets and invoke the sizing procedure in every iteration of the annealing process. However we allow the aspect ratio of each module to range from 0.5 to 2.0. This is a more reasonable range and it can better demonstrate the speed and quality of the sizing method in practice. In this set of experiments, the initial temperature is decided such that the acceptance ratio is 95%. The aspect ratio of the whole chip is also approximately one. The temperature is lowered at a constant rate of 0.95 until it is below a certain threshold  $(1 \times 10^{-10})$  and the number of iterations at each temperature step is a constant of 30. The results is shown in Table 4.

## 7 Remarks

Our method can also be used in the presence of hard rectilinear blocks. This can be done by partitioning a rectilinear hard block into several rectangular sub-modules and keeping them together as one piece by inserting additional edges in the constraint graphs. In this way, we can still shape






Figure 3: Packings of 100 modules before and after one sizing step.

		Our Method				[7]
Data	n	Deadspace	$\operatorname{Time}$	No. of	Time per Iteration	Time
		(%)	(sec)	Iterations	$(10^{-3} { m sec})$	(sec)
apte	9	0.05	53.8	30872	1.7	1198
xerox	10	0.47	79.0	33802	2.3	789
hp	11	1.3	129.9	36742	3.5	1346
ami33	33	1.6	2622.5	110222	23.8	75684
ami49	49	4.4	13200.9	166602	79.2	612103

Table 3: Results of applying the sizing procedure in every iteration of the annealing process.

the soft modules optimally in the presence of hard blocks.

In our current implementation, the time taken to compute the width of a module i is linear to the total number of out-going edges from i in the two constraint graphs. This is O(n) on average for constraint graphs constructed from the sequence pair representation. However, this can be reduced to O(1) by using another representation, e.g., O-tree [3] and B\*-tree [1], that supports planar constraint graphs.

# 8 Acknowledgement

We would like to thank Professor Martin D.F. Wong for his kindness of providing us the source code for the sequence pair floorplanning algorithm.

Data	n	Deadspace	Time	No. of	Time per Iteration
		(%)	(sec)	Iterations	$(10^{-3} { m sec})$
apte	9	0.54	53.0	29072	1.8
xerox	10	0.4	71.6	28742	2.5
hp	11	1.4	107.3	28292	3.8
ami33	33	4.3	774.6	28382	27.3
ami49	49	7.7	2354.0	28982	81.2

Table 4: Results of testing with the benchmark data using aspect ratio bound [0.5, 2.0]

## References

- [1] Y.C. Chang, Y.W. Chang, G.M. Wu, and S.W. Wu. B\*-Trees: A New Representation for Non-Slicing Floorplans. *Proceedings of the 37th ACM/IEEE Design Automation Conference*, 2000.
- [2] David S. Watkins. Fundamentals of Matrix Computations. Wiley, first edition, 1991.
- [3] Pei-Ning Guo, Chung-Kuan Cheng, and Takeshi Yoshimura. An O-Tree Representation of Non-Slicing Floorplan and Its Applications. *Proceedings of the 36th ACM/IEEE Design Automation Conference*, pages 268–273, 1999.
- [4] M. Kang and W. W.M. Dai. General Floorplanning with L-shaped, T-shaped and Soft Blocks Based on Bounded Slicing Grid Structure. *IEEE Asia and South Pacific Design Automation Conference*, pages 265–270, 1997.
- [5] T.-S. Moh, T.-S. Chang, and S. L. Hakimi. Globally Optimal Floorplanning for a Layout Problem. *IEEE Transaction on Circuit and Systems I: Fundamental Theory and Applications*, 43(9):713-720, 1996.
- [6] M.S. Bazaraa and H.D. Sherali and C.M. Shetty. *Nonlinear Programming: Theory and Algo*rithms. John Wiley & Sons, Inc., second edition, 1997.
- [7] H. Murata and Ernest S. Kuh. Sequence-Pair Based Placement Method for Hard/Soft/Preplaced Modules. *International Symposium on Physical Design*, pages 167–172, 1998.
- [8] S. Nakatake, K. Fujiyoushi, H. Murata, and Y. Kajitani. Module Placement on BSG-Structure and IC Layout Applications. Proceedings IEEE International Conference on Computer-Aided Design, pages 484-491, 1996.
- [9] Peichen Pan and C.L. Liu. Area Minimization for General Floorplans. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, pages 606–609, 1992.
- [10] L. Stockmeyer. Optimal Orientations of Cells in Slicing Floorplan Designs. Information and Control, 59:91-101, 1983.




Figure 4: A result packing of ami33 with aspect ratio bound [0.1, 10.0]. It has 1.6% deadspace.

- [11] Ting-Chi Wang and D.F. Wong. An Optimal Algorithm for Floorplan Area Optimization. Proceedings of the ACM/IEEE Design Automation Conference, pages 180–186, 1990.
- [12] Ting-Chi Wang and D.F. Wong. Optimal Floorplan Area Optimization. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 2(8):992–1001, 1992.
- [13] D.F. Wong and C.L. Liu. A New Algorithm for Floorplan Design. *Proceedings of the 23rd ACM/IEEE Design Automation Conference*, pages 101–107, 1986.