
Unit 4: Floorplanning


- Course contents:
 - Normalized polish expression for slicing floorplans
 - Sequence pair for general floorplans
 - B*-trees for compacted and large-scale floorplans
 - Comparisons on recently developed floorplan representations
 - ILP for general floorplans
- Readings
 - S&Y: Chapter 3
 - Sherwani: Chapter 6



Unit 4 Y.-W. Chang

Floorplanning/Placement


- Partitioning leads to
 - Blocks with well-defined areas and shapes (rigid/hard blocks).
 - Blocks with approximated areas and no particular shapes (flexible/soft blocks).
 - A netlist specifying connections between the blocks.
- Objectives
 - Find locations for all blocks.
 - Consider shapes of soft block and pin locations of all the blocks.





Unit 4 Y.-W. Chang 2

Floorplanning Problem

- Inputs to the floorplanning problem:
 - A set of blocks, hard or soft.
 - Pin locations of hard blocks.
 - A netlist.
- Objectives: minimize area, reduce wirelength for (critical) nets, maximize routability (minimize congestion), determine shapes of soft blocks








A non-optimal floorplan

Unit 4


Y.-W. Chang

Floorplan Examples





PowerPC 604



m2 out

Pentium 4

Unit 4

Y.-W. Chang

4

Early Layout Decision Methodology

- An IC is a 2-D medium; consider the dimensions of blocks in early stages of the design helps to improve the quality.
- Floorplanning gives early feedback
 - Suggests valuable architectural modifications
 - Estimates the whole chip area
 - Estimates delay and congestion due to wiring
- Floorplanning fits very well in a *top-down* design strategy; the *step-wise refinement* strategy also propagated in software design.
- Floorplanning considers the flexibility in the shapes and terminal locations of blocks.

Unit 4 Y.-W. Chang 5


Floorplan Design • Modules: y• Area: A = xy• Aspect ratio: r <= y/x <= s• Rotation: y• Module connectivity • Module connectivity

Unit 4

Slicing Floorplan Structure

- Rectangular dissection: Subdivision of a given rectangle by a finite # of horizontal and vertical line segments into a finite # of nonoverlapping rectangles.
- Slicing structure: a rectangular dissection that can be obtained by repetitively subdividing rectangles horizontally or vertically.
- Slicing tree: A binary tree, where each internal node represents a vertical cut line or horizontal cut line, and each leaf a basic rectangle.
- **Skewed slicing tree:** One in which no node and its **right** child are the same.







Non-slicing floorplan

Slicing floorplan

A slicing tree (skewed)

Another slicing tree (non-skewed)

Unit 4

Y.-W. Chang

7

Floorplan Order

- Wheel: The smallest non-slicing floorplans (Wang and Wong, TCAD, Aug. 92).
- Order of a floorplan: a slicing floorplan is of order 2.
- Floorplan tree: A tree representing the hierarchy of partitioning.






The two possible wheels.



A floorplan of order 5




Corresponding floorplan tree

Unit 4

Polar Graphs for General Floorplans

- Ohtsuki, Suzigama, and Hawanishi, "An optimization technique for integrated circuit layout design," ICCST-70.
- vertex: channel segment; edge (weight): block (dimension)
- Question: How to manipulate the graphs?



9

Slicing Floorplan Design by Simulated Annealing

Related work

Unit 4

- Wong & Liu, "A new algorithm for floorplan design," DAC-86.
 - Considers slicing floorplans.
- Wong & Liu, "Floorplan design for rectangular and L-shaped modules," ICCAD'87.
 - Also considers L-shaped modules.
- Wong, Leong, Liu, Simulated Annealing for VLSI Design, pp. 31--71, Kluwer Academic Publishers, 1988.


Ingredients

- solution space
- neighborhood structure
- cost function
- annealing schedule

Unit 4 Y-W Chang 10


Solution Representation

- An expression $E = e_1 e_2 \dots e_{2n-1}$, where $e_i \in \{1, 2, \dots, n, H, V\}$, $1 \le i \le 2n-1$, is a **Polish expression** of length 2n-1 iff
 - every operand j, $1 \le j \le n$, appears exactly once in E;
 - 2. **(the balloting property)** for every subexpression $E_i = e_1 \dots e_i$, $1 \le i \le 2n-1$, # operands > # operators.



- Polish expression ↔ Postorder traversal.
- *ijH*: rectangle *i* on bottom of *j*; *ijV*: rectangle *i* on the left of *j*.






11

12

Unit 4

Redundant Representation





• Question: How to eliminate ambiguous representation?

Unit 4 Y.-W. Chang

Normalized Polish Expression

- A Polish expression E = e₁ e₂ ... e_{2n-1} is called normalized iff E has no consecutive operators of the same type (H or V).
- Given a **normalized** Polish expression, we can construct a **unique** rectangular slicing structure.






E = 16H2V75VH34HVA normalized Polish expression

Unit 4 13

Neighborhood Structure


• Chain: HVHVH ... or VHVHV ...



- Adjacent: 1 and 6 are adjacent operands; 2 and 7 are adjacent operands; 5 and V are adjacent operand and operator.
- 3 types of moves:
 - M1 (Operand Swap): Swap two adjacent operands.
 - *M*2 (**Chain Invert**): Complement some chain (V = H, H = V).
 - M3 (Operator/Operand Swap): Swap two adjacent operand and operator.

Unit 4 Y.-W. Chang

Effects of Perturbation




- Question: The balloting property holds during the moves?
 - M1 and M2 moves are OK.
 - Check the M3 moves! Reject "illegal" M3 moves.
- Check M3 moves: Assume that M3 swaps the operand e_i with the operator e_{i+1} , $1 \le i \le k-1$. Then, the swap will not violate the balloting property iff $2N_{i+1} < i$.
 - N_k : # of operators in the Polish expression $E = e_1 e_2 ... e_k$, 1 ≤ k ≤ 2n-1

Unit 4 Y.-W. Chang

Cost Function

- $\phi = A + \lambda W$.
 - A: area of the smallest rectangle
 - W: overall wiring length
 - λ : user-specified parameter



- $W=\sum_{ij}c_{ij}d_{ij}$.
 - $-c_{ij}$: # of connections between blocks i and j.
 - $-d_{ij}$: center-to-center distance between basic rectangles i and j.





Unit 4

Y.-W. Chan

Area Computation for Hard Blocks

Allow rotation






- Wiring cost?
 - Center-to-center interconnection length

Unit 4 Y.-W. Chang

Incremental Computation of Cost Function


- Each move leads to only a minor modification of the Polish expression.
- At most **two paths** of the slicing tree need to be updated for each move.



18


Unit 4 Y.-W. Chang

Incremental Computation of Cost Function (cont'd)



 $E = 12H34V56\overline{VHV}$

E = 12H34V56HVH



<u>—</u>

E = 123H4V56VHV

Unit 4

Y.-W. Chang

19

Annealing Schedule

• Initial solution: 12V3V ... nV.

- $T_i = r^i T_0$, i = 1, 2, 3, ...; r = 0.85.
- At each temperature, try kn moves (k = 5-10).
- Terminate the annealing process if
 - # of accepted moves < 5%,</p>
 - $\,-\,$ temperature is low enough, or
 - run out of time.

Unit 4

Algorithm: Wong-Liu (P, ϵ , r, k)


```
2 E ← 12V3V4V ... nV; /* initial solution */
                    3 Best \leftarrow E; T_0 \leftarrow ; M \leftarrow MT \leftarrow uphill \leftarrow 0; N = kn;
                       MT \leftarrow \text{uphill} \leftarrow \frac{\ln(P)}{2} \text{ect} \leftarrow 0;
                         repeat
                            SelectMove(M);
                    8
                            Case M of
                           M_4: Select two adjacent operands e_i and e_j: NE \leftarrow \text{Swap}(E, e_i, e_j); M_2: Select a nonzero length chain C; NE \leftarrow \text{Complement}(E, C);
                    10
                            M_3: done \leftarrow FALSE:
                    11
                    12
                                while not (done) do
                                    Select two adjacent operand e_i and operator e_{i+1};
                    13
                                    if (e_{i-1} \neq e_{i+1}) and (2 N_{i+1} < i) then done \leftarrow TRUE;
                    14
                    13'
                                     Select two adjacent operator e_i and operand e_{i+1};
                                     if (e_i \neq e_{i+2}) then done \leftarrow TRUE;
                    14'
                            NE \leftarrow \text{Swap}(E, e_i, e_{i+1});

MT \leftarrow MT+1; \Delta cost \leftarrow cost = \underline{-\Delta cost} : t(E);
                    15
                    16
                    17
                            if (\Delta \cos t \le 0) or (Random < e T)
                    18
                    19
                                  if (\Delta cost > 0) then uphill \leftarrow uphill + 1;
                    20
                                  E \leftarrow NE;
                    21
                                  if cost(E) < cost(best) then best \leftarrow E;
                    22
                              else reject ← reject + 1;
                           until (uphill > N) or (MT > 2N);
                           T \leftarrow rT; /* reduce temperature */
                    25 until (reject/MT > 0.95) or (T < \varepsilon) or OutOfTime;
Unit 4
                                                                                                                                      21
                                                               Y.-W. Chang
```

Extension to L-Shaped Modules


- Unary operator L: Change an L-shaped figure into a rectangle
- Binary operators V₁, V₂, H₁, H₂: Combine 2 rectangles or L-shaped figures to form a rectangle or an L-shaped figure.
- · Can generate non-slicing floorplans.

Unit 4



Shape Curve for Floorplan Sizing

- A soft (flexible) blocks b can have different aspect ratios, but is with a fixed area A.
- The shape function of *b* is a hyperbola: xy = A, or y = AIx, for width *x* and height *y*.
- Very thin blocks are often not interesting and feasible to design
 - Add two straight lines for the constraints on aspect ratios.
 - _ Aspect ratio: $r \le y/x \le s$.




Unit 4

Y.-W. Chang

23

Shape Curve

- Since a basic block is built from discrete transistors, it is not realistic to assume that the shape function follows the hyperbola continuously.
- In an extreme case, a block is rigid/hard: it can only be rotated and mirrored during floorplanning or placement.




The shape curve of a 2×4 hard block.

Unit 4

Shape Curve (cont'd)


- In general, a *piecewise linear* function can be used to approximate any shape function.
- The points where the function changes its direction, are called the corner (break) points of the piecewise linear function.



Unit 4 25 Y.-W. Chang

Feasible Implementations

 Shape curves correspond to different kinds of constraints where the shaded areas are feasible regions.




Unit 4

orientation

Vertical Abutment


• Composition by vertical abutment (horizontal cut) ⇒ the addition of shape functions.



Unit 4 Y.W. Chang

Deriving Shapes of Children

• A choice for the minimal shape of a composite block fixes the shapes of the shapes of its children blocks.



Unit 4 Y.-W. Chang

Slicing Floorplan Sizing

- The shape functions of all leaf blocks are given as piecewise linear functions.
- Traverse the slicing tree to compute the shape functions of all composite blocks (bottom-up composition).
- Choose the desired shape of the top-level block
 - Only the corner points of the function need to be evaluated for area minimization.
- Propagate the consequences of the choice down to the leaf blocks (top-down propagation).
- The sizing algorithm runs in polynomial time for slicing floorplans
 - NP-complete for non-slicing floorplans


Unit 4 Y.-W. Chang

P*-admissible Solution Space

- P-admissible solution space for Problem P (Murata et al., ICCAD-95)
 - 1. the solution space is finite,
 - 2. every solution is feasible,
 - evaluation for each configuration is possible in polynomial time and so is the implementation of the corresponding configuration, and
 - 4. the configuration corresponding to the best evaluated solution in the space coincides with an optimal solution of P.
- P*-admissible solution space (Lin & Chang, DAC-2002)
 - 5. The relationship between any two blocks is defined in the representation (topological representation).
- Slicing floorplan is not P-admissible. Why?
- A P*-admissible floorplan representation: Sequence Pair.

Sequence Pair (SP)


- Murata, Fujiyoshi, Nakatake, Kajitani, "Rectangle-Packing Based Module Placement," ICCAD-95.
- Represent a packing by a pair of module-name sequences (e.g., (abdecf, cbfade)).
 - Solution space: (n!)²
- Correspond all pairs of the sequences to a P-admissible solution space.
- Search in the P-admissible solution space (by simulated annealing).
 - Swap two nodes only in a sequence
 - Swap two nodes in both sequences



Unit 4

Relative Module Positions

- A floorplan is a partition of a chip into rooms, each containing at most one block.
- **Locus** (right-up, left-down, up-left, down-right)
 - 1. Take a non-empty room.
 - Start at the center of the room, walk in two alternating directions to hit the sides of rooms.
 - 3. Continue until to reach a corner of the chip.
- **Positive locus** Γ_{\perp} : Union of right-up locus and left-down locus.
- Negative locus Γ: Union of up-left locus and down-right locus.




Unit 4

Y.-W. Chang


32

Geometrical Information


- No pair of positive (negative) loci cross each other, i.e., loci are linearly ordered.
- SP uses two sequences (Γ_+, Γ_-) to represent a floorplan.
 - H-constraint: (..a..b.., ..a..b..) iff a is on the left of b
 - V-constraint: (..a..b..,..b..a..) iff b is below a



Loci of module b



Positive loci: abdecf



Negative loci: cbfade

$$(\Gamma_+, \Gamma_-) = (abdecf, cbfade)$$


Unit 4

Y.-W. Chang


33

(Γ_+, Γ_-) -Packing


- For every SP (Γ_+, Γ_-) , there is a (Γ_+, Γ_-) packing.
- Horizontal constraint graph $G_H(V, E)$ (similarly for $G_V(V, E)$):
 - V: source s, sink t, n vertices for modules.
 - E: (s, x) and (x, t) for each module x, and (x, y) iff x must be left to y.
 - Vertex weight: 0 for s and t, width of module x for the other vertices.



Pucking for sequence puir: (ubdecf, cbfude)



Horizontal constraint graph (Transitive edges are not shown)




Vertical constraint graph (Transitive edges are not shown)

Unit 4

Cost Evaluation

- Optimal (Γ₊, Γ₋)-Packing can be obtained in O(n²) time by applying a longest path algorithm on a vertex-weighted directed acyclic graph.
 - = G_H and G_V are independent.
 - The X and Y coordinates of each module are the minimum values of the longest path length between s and the corresponding vertex in G_H and G_V , respectively.


 Cost evaluation can be done in O(n lg lg n) time by computing the longest common subsequence of the two sequences (Tang & Wong, ASP-DAC-2001)



Unit 4

B*-Tree: Compacted Floorplan Representation

- Chang et. al., "B-tree: A new representation for nonslicing floorplans," DAC-2k.
 - Compact modules to left and bottom.
 - Construct an ordered binary tree (B*-tree).
 - > Left child: the lowest, adjacent block on the right $(x_j = x_i + w_i)$.
 - Right child: the first block above, with the same x-coordinate $(x_i = x_i)$.




Unit 4

B*-tree Packing

- x-coordinates can be determined by the tree structure.
 - Left child: the lowest, adjacent block on the right $(x_i = x_i + w_i)$.
 - Right child: the first block above, with the same x-coordinate $(x_i = x_i)$.
- y-coordinates?

Unit 4




37

38

Computing y-coordinates

 Reduce the complexity of computing a y-coordinate to amortized O(1) time.



Pros and Cons

Advantages

- Binary tree based, efficient and easy.
- Flexible to deal with hard, preplaced, soft, and rectilinear modules.
- Transformation between a tree and its placement takes only linear time (v.s. $O(n^2)$ or $O(n \log n)$ for sequence pair).
- Operate only on one B*-tree (v.s. two O-trees).
- Can evaluate area cost incrementally.
- Smaller solution space: only $O(n! \ 4^n/n^{1.5})$ combinations (v.s. $O((n!)^2)$ for sequence pair).
- Directly corresponds to multilevel framework for large-scale floorplan designs.

Disadvantages

- Representation may change after packing.
- Less flexible than sequence pair in representation
 - Can represent only compacted placement.
- B*-tree is not P*-admissible


Unit 4

Y.-W. Chang

39

Coping with Pre-placed Modules

- If there are modules ahead or lower than b_i so that b_i cannot be placed at its fixed position (x^f_i, y^f_i) , exchange b_i with the module in $D_i = \{b_j \mid (x_j, y_j) \le (x^f_i, y^f_i)\}$ that is closest to (x^f_i, y^f_i) .
- Incremental area cost update is possible.
 - E.g., the positions of b₀, b₇, b₈, b₁₁, b₉, b₁₀, and b₁ (before b₂ in the DFS order of T) remain unchanged after the exchange since they are in front of b₂ in the DFS order.




b₆ is a preplaced module


Unit 4

Coping with Rectilinear Modules

- Wu, Chang, Chang, "Rectilinear block placement using B*-trees," ACM TODAES, 2003 (ICCD-01).
- Partition a rectilinear module into rectangular sub-modules.



- Keep location constraints for the sub-modules.
 - E.g., Keep the right sub-module as the left child in the B*-tree.
- Align sub-modules, if necessary.
- Treat the sub-modules of a module as a whole during processing.




Unit 4

.-w. Cnan

41

B*-Tree Perturbation

- Op1: rotate a macro
- Op2: delete & insert
- Op3: swap 2 nodes
- Op4: resize a soft macro




Unit 4

Y.-W. Chang


Simple Floorplan Sizing

- Key: Line up with adjacent modules
- Advantage: fast and reasonably effective



More Sophisticated Sizing (1/4)

- Step1: Change the shape of the inserted soft module.
- Step2: Change the shapes of other soft modules.




Unit 4

'.-W. Chang

More Sophisticated Sizing (2/4)


- Step1: Change the shape of the inserted soft module
- Step2: Change the shape of other soft modules



Unit 4 Y.-W. Chang 45

More Sophisticated Sizing (3/4)

- Step1: Change the shape of the inserted soft module
- Step2: Change the shapes of other soft modules




Unit 4

Y.-W. Chang


More Sophisticated Sizing (4/4)

- Step1: Change the shape of the inserted soft module
- Step2: Change the shape of other soft modules



Unit 4 Y.-W. Chang 47

B*-tree Based Floorplanner





Courtesy T.-C. Chen

Unit 4 Y.-W. Chang

Example Results

- ami49: Area = 36.74 mm²; dead space = 3.53%; CPU time = 0.25 min on SUN Ultra 60 (optimum = 35.445 mm²).
- Multilevel B*-tree: Area = 36.46 mm², dead space = 2.78%; CPU time = 0.4 min (best area so far).





Rectangular, L-, and T-shaped modules

Unit 4

Y.-W. Chang

49


50

Multilevel B*-trees


- Lee, Hsu, Chang, Yang, "Multilevel floorplanning/placement for large-scale modules using B*-trees," DAC-2003.
- Two stages for MB*-tree: clustering followed by declustering.
- Clustering
 - Iteratively groups a set of modules based on area utilization and module connectivity.
 - Constructs a B*-tree to keep the geometric relations for the newly clustered modules.
- Declustering

Unit 4


- Iteratively ungroups a set of the previously clustered modules (i.e., perform tree expansion)
- Refines the solution using simulated annealing.




Multilevel B*-tree Example



Multilevel B*-tree Example (cont'd)




Unit 4



Layout of ami49_200


• MB-tree: 9800 modules, dead space = 3.44%, CPU time = 256 min.



Unit 4

Multi-level, Multi-stage Framework


- How to handle mixed-size cell/macro placement?
 - Key: Cluster cells/macros when their sizes are comparable.




Results on Multi-level, Multi-stage Placement

• Benchmark: ISPD98 ibm01 with 12,752 cells, 247 macros

$$-A_{\text{max}}/A_{\text{min}}$$
 = 8416



Multilevel, multistage flow: 0.78 min



Multilevel flow: 60 min

Unit 4

Unit 4

56


Problems with Tree-based Representations

Can represent only compacted placements.

Unit 4

Unit 4


May lost an optimal solution for wirelength optimization.



57


Problems with Tree-based Representations (cont'd)

 Harder to deal with the 2-D area sizing problem or some placement constraints (e.g., boundary constraints).




Transitive Closure Graph (TCG)

- Lin & Chang, "TCG: A transitive closure graph representation for non-slicing floorplans," DAC-2001 (TVLSI-2004)
- TCG = (C_h , C_v): pair of vertical and horizontal constraint graphs.
 - C_h (C_v) represents the horizontal (vertical) geometric relations between modules.
 - Transforms diagonal relations into horizontal relations if no vertical constraints among modules.
- Vertex weights denote module widths (heights).



Feasibility of TCG

- 1. C_h and C_v are acyclic.
- 2. Each pair of nodes must be connected by exactly one edge either in C_h and C_v .
- 3. The transitive closure of $C_h(C_v)$ is equal to $C_h(C_v)$ itself.




Unit 4

Unit 4


Y.-W. Chang



2. Each pair of nodes must be connected by exactly one edge either in C_h or in C_v to prevent an overlap among modules.




Unit 4




Boundary Modules in TCG

- b_i is a left (right) boundary module if n_i 's in-degree (out-degree) in
- *b_i* is a bottom (top) boundary module if *n_i*'s in-degree (out-degree) in C, is zero.



TCG-S

- Lin & Chang, "TCG-S: An orthogonal coupling of P*admissible representations for general floorplans," DAC-2002 (TCAD-2004)
- TCG-S = (C_h, C_v, Γ_s) : TCG + a module sequence.
 - $-\Gamma_s$ represents the packing sequence of modules
 - Iteratively traverse the module in the leftmost with all modules below it having been traversed.
 - Is used for speeding up the packing scheme (O(n lg n) time).
- Leads to faster convergence speed and stable results.




Unit 4

Y.-W. Chang

Corner Sequence (CS)

- Lin, Chang, Lin, "Corner sequence: A P-admissible floorplan representation with linear-time packing scheme," IEEE TVLSI 2003.
- Sequence of modules and their corresponding corners CS = $\langle (S_1, D_1), (S_2, D_2), ..., (S_m, D_m) \rangle$
 - ─ S_i: a module
 - D_i : the corresponding bend for packing S_i




Unit 4

65

Corner Block List (CBL)

- Hong, et. al., "Corner block list: An effective and efficient topological representation of non-slicing floorplan," ICCAD-2K.
- Each room contains one and only one block (mosaic floorplan).
- CBL = (S, L, T):
 - $_$ S: sequence of corner modules.
 - L: List of module orientations (0: vertical T-junction; 1: horizontal one).
 - T: list of T-junction information.



S = (fcegbad), L = (001100), T = (001010010)

Unit 4

Comparisons

Represent.	Solution Space	Packing Time	Guarantee Feasible Perturbations?	Flexibility
SP	(n!) ²	O(n²)	0	4
BSG	n! C(n², n)	O(n²)	0	4
TCG	(n!) ²	O(n²)	0	4
TCG-S	(n!) ²	O(n lg n)	0	4
O-tree	O(n!2 ²ⁿ /n ^{1.5})	O(n)	⊗	3
B*-tree	O(n!2 ²ⁿ /n ^{1.5})	O(n)	⊗	3
cs	O(n!) ²	O(n)	⊗	3
CBL	O(n!2 ³ⁿ)	O(n)??	x	2
Normalized Polish Exp.	O(n!2 ^{2.6n} /n ^{1.5})	O(n)	0	1

Flexibility: Can represent 4 (general; P*-admoissible);

67

Unit 4 3 (compacted; P-admissible); 2 (mosaic); 1 (slicing)

Floorplan Quality Comparison

- Floorplan areas obtained by popular representations
 - Minimum areas are in red


MCNC	SP	Q-Seq	O-tree	CBL	TCG	TCG-S	CS	B*-tree
Circuits	ICCAD 1995	DATE	DAC	ICCAD 2001	DAC	DAC	TVLSI	DAC
	1995	2002	1999	2001	2001	2002	2003	2000
					(Ours)	(Ours)	(Ours)	(Ours)
apte	48.12	46.92	47.1	NA	46.92	46.92	46.92	46.92
xerox	20.69	19.93	20.1	20.96	19.83	19.796	19.83	19.796
hp	9.93	9.03	9.21	NA	8.947	8.947	8.947	8.947
ami33	1.22	1.194	1.25	1.20	1.20	1.185	1.18	1.168
ami49	38.84	36.75	37.6	38.58	36.77	36.4	36.28	36.4

- Best run-time performance: B*-tree
 - B*-tree-v1.0, TCG, and TCG-S: available at http://cc.ee.ntu.edu.tw/~ywchang/research.html

Unit 4 Y.W. Chang 68

Convergence Speed & Stability

- Convergence speed and stability are two important criteria to evaluate the quality of a representation.
- TCG-S converges very fast and is very stable.
- Convergence speed and stability: TCG-S > TCG > SP.



Unit 4 Y.-W. Chang 69

Floorplanning by Mathematical Programming

- Sutanthavibul, Shragowitz, and Rosen, "An analytical approach to floorplan design and optimization," 27th DAC, 1990.
- Notation:
 - w_i , h_i : width and height of module M_i .
 - (x_i, y_i) : coordinate of the lower left corner of module M_i .
 - $a_i \le w_i/h_i \le b_i$: aspect ratio w_i/h_i of module M_i . (Note: We defined aspect ratio as h/w_i before.)
- Goal: Find a mixed integer linear programming (ILP) formulation for the floorplan design.
 - Linear constraints? Objective function?




Unit 4

Nonoverlap Constraints

• Two modules M_i and M_j are nonoverlap, if at least one of the following linear constraints is satisfied (cases encoded by p_{ij} and q_{ij}): $p_{ij} = q_{ij}$

- Let W, H be upper bounds on the floorplan width and height.
- Introduce two 0, 1 variables p_{ij} and q_{ij} to denote that one of the above inequalities is enforced; e.g., $p_{ij} = 0$, $q_{ij} = 1 \Rightarrow y_i + h_i \le y_j$ is satisfied

 $\begin{array}{rcl} x_i + w_i & \leq & x_j + W(p_{ij} + q_{ij}) \\ y_i + h_i & \leq & y_j + H(1 + p_{ij} - q_{ij}) \\ x_i - w_j & \geq & x_j - W(1 - p_{ij} + q_{ij}) \\ y_i - h_j & \geq & y_j - H(2 - p_{ij} - q_{ij}) \end{array}$





Unit 4

71

Cost Function & Constraints

- Minimize Area = xy, nonlinear! (x, y: width and height of the resulting floorplan)
- How to fix?
 - Fix the width W and minimize the height y!
- Four types of constraints:
 - no two modules overlap $(\forall i, j: 1 \le i \le j \le n)$;
 - each module is enclosed within a rectangle of width W and height $H(x_i + w_i \le W, y_i + h_i \le H, 1 \le i \le n)$;
 - 3. $x_i \ge 0, y_i \ge 0, 1 \le i \le n$;
 - 4. $p_{ij}, q_{ij} \in \{0, 1\}.$
- w_i, h_i are known.

Mixed ILP for Floorplanning

Mixed ILP for the floorplanning problem with rigid, fixed modules.

```
\min y
subject to
                           x_i + w_i \le W, \qquad 1 \le i \le n
                                                                                    (1)
                             y_i + h_i \le y, \qquad 1 \le i \le n
                                                                                    (2)
     x_i + w_i \le x_j + W(p_{ij} + q_{ij}), \qquad 1 \le i < j \le n
                                                                                    (3)
 y_i + h_i \leq y_j + H(1 + p_{ij} - q_{ij}), \qquad 1 \leq i < j \leq n
                                                                                    (4)
x_i - w_j \ge x_j - W(1 - p_{ij} + q_{ij}), \qquad 1 \le i < j \le n
                                                                                    (5)
  y_i - h_j \ge y_j - H(2 - p_{ij} - q_{ij}), \qquad 1 \le i < j \le n
                                                                                    (6)
                                               1 \leq i \leq n
                               x_i, y_i \geq 0,
                                                                                    (7)
                        p_{i\,j}, q_{i\,j} \in \{0,1\}, \qquad 1 \leq i < j \leq n
                                                                                    (8)
```

- Size of the mixed ILP: for *n* modules,
 - = # continuous variables: O(n); # integer variables: $O(n^2)$; # linear constraints: $O(n^2)$.
 - Unacceptably huge program for a large n! (How to cope with it?)
- Popular LP software: LINDO, Ip solve, etc.

Unit 4 Y.-W. Chang 73

Mixed ILP for Floorplanning (cont'd)

Mixed ILP for the floorplanning problem: rigid, freely oriented modules.

```
\min y
                     subject to
                         x_i + r_i h_i + (1 - r_i) w_i \le W,
                                                                 1 < i < n
                                                                                       (9)
                          y_i + r_i w_i + (1 - r_i) h_i \le y,
                                                                 1 \leq i \leq n
                                                                                      (10)
     x_i + r_i h_i + (1 - r_i) w_i \le x_j + M(p_{ij} + q_{ij}),
                                                                1 \le i < j \le n \quad (11)
                                                                1 \le i < j \le n \quad (12)
 y_i + r_i w_i - (1 - r_i) h_i \le y_j + M(1 + p_{ij} - q_{ij}),
x_i - r_j h_j + (1 - r_j) w_j \ge x_j - M(1 - p_{ij} + q_{ij}), \qquad 1 \le i < j \le n (13)
y_i - r_j w_j - (1 - r_j)h_j \ge y_j - M(2 - p_{ij} - q_{ij}),
                                                              1 \le i < j \le n \quad (14)
                                                x_i, y_i \geq 0,
                                                                 1 \le i \le n
                                                                                      (15)
                                        p_{ij}, q_{ij} \in \{0, 1\},
                                                                 1 \le i < j \le n \quad (16)
```

- For each module *i* with free orientation, associate a 0-1 variable *r*;
 - $= r_i = 0$: 0° rotation for module *i*.
 - $r_i = 1:90^{\circ}$ rotation for module *i*.
- M = max{W, H}.


Unit 4 YaW Chang 74

Flexible/Soft Modules

- Assumptions: w_i , h_i are unknown; area lower bound: A_i .
- Module size constraints: $w_i h_i \ge A_i$; $a_i \le w_i / h_i \le b_i$.
- Hence, $w_{min} = \sqrt{A_i a_i}$, $w_{max} = \sqrt{A_i b_i}$, $h_{min} = \sqrt{\frac{A_i}{b_i}}$, $h_{max} = \sqrt{\frac{A_i}{a_i}}$.
- $w_i h_i \ge A_i$ nonlinear! How to fix?
 - Can apply a first-order approximation of the equation: a line passing through (w_{min}, h_{max}) and (w_{max}, h_{min}) .

$$\begin{aligned} h_i &= \Delta_i w_i + c_i & /* \ y &= mx + c \ */ \\ \Delta_i &= \frac{h_{max} - h_{min}}{w_{min} - w_{max}} & /* \ slope \ */ \\ c_i &= h_{max} - \Delta_i w_{min} & /* \ c &= y_0 - mx_0 \ */ \end{aligned}$$

Substitute $\Delta_i w_i + c_i$ for h_i to form linear constraints (x_i, y_i, w_i are unknown; $\Delta_i, \Delta_j, c_i, c_j$ can be computed as above).




Unit 4

75

Reducing the Size of the Mixed ILP


- Time complexity of a mixed ILP: exponential!
- Recall the large size of the mixed ILP: # variables, # constraints: O(n²).
 - How to fix it?
- Key: Solve a partial problem at each step (successive augmentation)
- · Questions:
 - How to select next subgroup of modules? ⇒ linear ordering based on connectivity.
 - How to minimize the # of required variables?



Unit 4

Reducing the Size of the Mixed ILP (cont'd)

- Size of each successive mixed ILP depends on (1) # of modules in the next group; (2) "size" of the partially constructed floorplan.
- Keys to deal with (2)
 - Minimize the problem size of the partial floorplan.
 - Replace the already placed modules by a set of covering rectangles.
 - # rectangles is usually much smaller than # placed modules.



Unit 4

77

78

Summary: Floorplanning

- Floorplanning objectives: (1) minimize area, (2) meet timing constraints, (3) maximize routability (minimize congestion), ((4) determine shapes of soft modules)
- Existing representations
 - Slicing: slicing tree (DAC-82), normalized Polished expression (DAC-86)
 - Mosaic: CBL (ICCAD-2k), Q-Sequence (AP-CAS-2k, DATE-02),
 Twin binary tree (ISPD-01)
 - Compacted: O-tree (DAC-99), B*-tree (DAC-2k), MB*-tree (DAC-03), CS (TVLSI, 2003)
 - General: SP (ICCAD-95), BSG (ICCAD-96), TCG (DAC-01), TCG-S (DAC-02).
- P*-admissible representations: all representations for general floorplans.
- P-admissible, non-P*-admissible representations (for area): all for compacted floorplans.
- What makes a good representation?
 - Easy, effective, efficient, flexible, stable

Unit 4 Y.-W. Chang

Summary: Floorplanning (cont'd)

- Since each representation has its pros and cons, so maybe we can
 - Integrate two or more representations to get a better one (e.g., TCG-S, DAC-02)
 - Apply different representations at different stages
- · Other issues
 - Soft module: shape curve (NPE, DAC-86), (Integer) linear programming (DAC-90, DAC-2k), stretching range (B*-tree, DAC-2k), Lagrangian relaxation (SP, ISPD-2k)
 - Preplaced module: ASPDAC-98 (BSG), ASPDAC-01 (SP), DAC-2K (B*-tree), ISCAS-01 (B*-tree), DAC-02 (TCG-S)
 - Symmetry module: DAC-99 (SP), ICCAD-02 (B*-tree)
 - Rectilinear module: TCAD-2K (SP), ICCAD-98 (SP), ISPD-98 (SP), ISPD-01 (SP), DATE-02 (TCG), TVLSI-02 (TCG), ICCD-2K (B*-tree), ACM TODAES-03 (B*-tree), ISPD-01 (O-tree)
 - Range constraint: ISPD-99 (NPE), ASPDAC-01 (SP), DAC-02 (TCG-S)
 - Boundary constraint: ASPDAC-01 (SP), DAC-02 (TCG-S), IEE Proc.-02 (B*-tree)
 - Bus-driven constraint: ICCAD-2003

Unit 4 Y.-W. Chang

Summary: Floorplanning (cont'd)

- Large-scale module floorplanning/placement (MB*-tree, DAC-03)
- Mixed sized cell/block floorplanning/placement (ISPD-02, ASPDAC-03, ICCAD-03)
- Performance-driven floorplanning
 - Buffer planning (ICCAD-99, ISPD-2K, DAC-01, ASPDAC-03)
 - Wire planning (ICCAD-99)
 - Noise-aware floorplanning (ASPDAC-03)
 - Power supply planning (ASPDAC-01, DAC-04)
- B*-tree has minimized the gap between the representations for slicing and non-slicing floorplans.
- B*-tree-v1.0, TCG, and TCG-S packages are available at http://cc.ee.ntu.edu.tw/~ywchang/research.html.

Unit 4 YaW Chang 80