

DESCRIPTION

PT6306 is a 64-Bit High-Voltage Display Driver utilizing CMOS Technology specially designed for VFD display panels. It provides 64-bit bidirectional shift register, 64-bit latch and high-voltage CMOS Driver. The logic circuit operates on 5V power supply (CMOS Level Input) making it possible for PT6306 to be used in conjunction with a microcomputer. The driver block consists of 80V, 50mA (max.) high voltage output buffer. Pin assignments and application circuits are optimized for easy PCB Layout and cost saving benefits.


APPLICATION

• Micro Computer Peripheral


FEATURES

- CMOS Technology
- Low Power Consumption
- 64-Bit Bidirectional shift registers
- Data Controlled via External Transfer Clock and Latch
- High Speed Data Transfer (fmax=25MHz, Min.: 16MHz in cascade connection)
- Wide Operating temperature Range: -40 to +85°C
- High Voltage Output (80V, 50mA max.)
- Polarities of all Drivers may be inverted by using PCB Pin
- Available in COB and 100-pin, QFP

BLOCK DIAGRAM



APPLICATION CIRCUIT




Note: C=0.1μF, VEXT=External Supply Voltage (Maximum Value=70V)

ORDER INFORMATION

Valid Part Number	Package Type	Top Code
PT6306	100 Pins, QFP	PT6306-Q
PT6306-H	COB	-

PIN CONFIGURATION

100-PIN, QFP



Pin Name	I/O	Description	Pin No.
VDD2	ı	Power Supply: 10 to 70V	2, 31, 50, 79
VSS2	-	Ground	5, 34, 47, 76
HVO1 to HVO23			51 to 73
HVO24 to HVO41	0	High Voltage Output Pins	82 to 99
HVO42 to HVO64			8 to 30
LDIO	I/O	Left Data I/O Pin	36
RDIO	I/O	Right Data I/O Pin	37
CLKB	I	Clock Input Pin	38
VSS1	-	Ground	39
DIR		Shift Directional Control Input Pin When this pin is set to "H" the Right Shift Mode is active: RDIO→HVO1HVO64→LDIO When this pin is set to "L" the Left Shift Mode is active: LDIO→HVO64HVO1→RDIO	41
VDD1	-	Power Supply: 5V +10%	42
LATB		Latch Strobe Input Pin	43
PCB		Reversed Polarity Pin	44
BK	I	Blank Input Pin	45
NC	-	Not Connected	1, 3, 4, 6, 7, 32, 33, 35, 40, 46, 48, 49, 74, 75, 77, 78, 80, 81, 100

Use all the Power Supply Pins: VDD1, VDD2, VSS1, VSS2 (Make sure that VSS1 and VSS2 Pins have the same voltage level.)
 Power must be supplied to VDD1, Logic Input and VDD2 so that the device may be protected from any harm caused by latch up. Power must be turned off in a reversed manner. Power ON. OFF sequences must be observed at all times, even during the transition period.

COB

	HVO64 HVO63 HVO60 HVO59 HVO56 HVO55 HVO55 HVO57 HVO57 HVO65 HVO67 HVO67 HVO67 HVO67 HVO67 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68 HVO68	VDD2	
	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1	
VDD2 VSS2	26 27		
LDIO	28	81	HVO41
RDIO	29	80 79	HVO40 HVO39
OL KD		78	HVO38
CLKB	30	77 76	HVO37 HVO36
VSS1	31	75	HVO35
DIR	32	74	HVO34
Dire		73	HVO33
VDD1	33	72	HVO32
		71	HVO31 HVO30
		70 69	HVO29
LATB	34	68	HVO28
		67	HVO27
РСВ	35	66	HVO26
		65	HVO25
ВК	36	64	HVO24
VSS2	37		
VDD2	38		
	39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61	63	
	HVO2 HVO3 HVO6 HVO6 HVO7 HVO10 HVO11 HVO11 HVO14 HVO15 HVO16 HVO17 HVO19 HVO20 HVO20 HVO20 HVO20 HVO20 HVO20 HVO20	VDD2	

Pin Name	I/O	Description	Pin No.
VDD2	-	Power Supply: 10 to 70V 1, 26, 3	
VSS2	-	Ground	2, 27, 37, 62
HVO1 to HVO23			39 to 61
HVO24 to HVO41	0	High Voltage Output Pins	64 to 81
HVO42 to HVO64			3 to 25
LDIO	I/O	Left Data I/O Pin	28
RDIO	I/O	Right Data I/O Pin	29
CLKB	I	Clock Input Pin	30
VSS1	-	Ground	31
DIR		Shift Directional Control Input Pin When this pin is set to "H" the Right Shift Mode is active: RDIO→HVO1HVO64→LDIO When this pin is set to "L" the Left Shift Mode is active: LDIO→HVO64HVO1→RDIO	32
VDD1	-	Power Supply: 5V +10%	33
LATB	l l	Latch Strobe Input Pin	34
PCB	I	Reversed Polarity Pin	35
BK	I	Blank Input Pin	36


Notes:

Use all the Power Supply Pins: VDD1, VDD2, VSS1, VSS2 (Make sure that VSS1 and VSS2 Pins have the same voltage level.)
 Power must be supplied to VDD1, Logic Input and VDD2 so that the device may be protected from any harm caused by latch up. Power must be turned off in a reversed manner. Power ON. OFF sequences must be observed at all times, even during the transition period.


INPUT/OUTPUT PORT CONFIGURATIONS

The schematic diagrams of the input and output circuits of the logic section are shown below.


INPUT PIN: CLKB




INPUT PINS: DIR, LATB, PCB, BK



INPUT/OUTPUT PINS: RDIO/LDIO



OUTPUT PINS: HVO1 TO HVO64



FUNCTION DESCRIPTION

SHIFT REGISTER TRUTH TABLE

In	out I/O		Shift Dogistor	
DIR	CLKB	RDIO	LDIO	Shift Register
Н		Input	Output (see Note1)	Right Shift
Н	H or L		Output	Hold
L		Output (see Note2)	Input	Left Shift
L	H or L	Output		Hold

Notes:


- 1. SQ63 is shifted to the SQ64 position and the output from LDIO at the falling edge of the clock.
- 2. SQ2 is shifted to the SQ1 position and the output from RDIO at the falling edge of the clock.

SHIFT REGISTER TRUTH TABLE


	Input			Driver Output Stage		
RDIO (LDIO)	LATB	BK	PCB	· · ·		
X	Х	Н	Н	H (All Driver Output are "High")		
X	Х	Н	L	L (All Driver Output are "Low")		
Н	L	L	Н	H		
Н	L	L	L	L		
L	L	L	Н	L		
L	L	L	L	H		
Х	Н	L	Н	Output Data immediately before LATB goes to "High"		
Х	Н	L	L	Reverses & Outputs Data immediately before LATB goes to "High"		

Note: x="High" or "Low" State, H="High" State, L="Low" State.

TIMING CHARACTERISTIC WAVEFORMS



An example of function control timing waveforms are given in the diagram below. 1 2 3 4 23 63 64





ABSOLUTE MAXIMUM RATINGS

(Unless otherwise specified, Ta=25°C, VSS1=VSS2=0V)

Parameter	Symbol	Rating	Unit
Logic Power Supply Voltage	VDD1	-0.3 ~ +7	V
Logic Input Voltage	V1	-0.3 ~ VDD1+0.3	V
Logic Output Voltage	VO1	-0.3 ~ VDD1+0.3	V
Driver Power Supply Voltage	VDD2	0.3 ~ +80	V
Driver Output Voltage	VO2	-0.3 ~ VDD2+0.3	V
Driver Output Current	102	+50	mA
Power Dissipation	PD	1000	mW
Operating Temperature	Topr	-40 ~ +85	$^{\circ}\mathbb{C}$
Storage Temperature	Tstg	-65 ~ +150	$^{\circ}\mathbb{C}$

RECOMMENDED OPERATING CONDITIONS

(Unless otherwise specified, Topr=-40 to +85°C, VSS1=VSS2=0V)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Logic Power Supply Voltage	VDD1	3.0	5.0	5.5	V
High Level Input Voltage	VIH	0.8VDD1	-	VDD1	V
Low Level Input Voltage	VIL	0	-	0.2VDD1	V
Driver Power Supply Voltage	VDD2	10	-	70	V
Driver Output Current	IOL2	-	-	+40	mA
Driver Output Current	IOH2	-	-	-40	mA

ELECTRICAL CHARACTERISTICS

(Unless otherwise specified, Ta=25°C, VDD1=3.3V/5.0V, VDD2=70V, VSS1=VSS2=0V)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
High Level Output Voltage	VOH1	Logic IOH1=-1.0mA	0.9VDD1	-	-	V
Low Level Output Voltage	VOL1	Logic IOL1=1.0mA	-	-	0.1VDD1	V
High Level Output Voltage	VOH21	HVO1 to HVO64, IOH2=-1.0mA	69	1	-	V
Trigit Level Output Voltage	VOH22	HVO1 to HVO64, IOH2=-10.0mA	65	-	-	V
Low Level Output Voltage	VOL21	HVO1 to HVO64, IOL2=5.0mA	-	-	1.0	V
Low Level Output Voltage	VOL22	HVO1 to HVO64, IOL2=40.0mA	-	-	10	V
High Level Input Current	IIH	VI=VDD1	-	-	1.0	μΑ
Low Level Input Current	IIL	VI=0V	-	-	-1.0	μΑ
High Level Input Voltage	VIH	Logic	0.8VDD1	-	-	V
Low Level Input Voltage	VIL	Logic	-	-	0.2VDD1	V
	IDD11	Logic, Ta=25°C	-	-	10	μΑ
State Current Dissipation	IDD12	Logic, Topr=-40 to +85°C	-	-	100	μΑ
State Current Dissipation	IDD21	Driver, Ta=25°C	-	-	100	μΑ
	IDD22	Driver, Topr=-40 to +85°C	-	-	1000	μΑ



SWITCHING CHARACTERISTICS

(Unless otherwise specified, Ta=25 $^{\circ}$ C, VDD1=3.3V/5.0V, VDD2=70V, VSS1=VSS2=0V, Logic C_L=15pF, Driver C₁=50pF)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit	
	tPHL1	CLKB→RDIO/LDIO	-	-	50	ns	
	tPLH1		-	-	50	ns	
		VDD1=3.3V	_	_	1000		
	tPHL2	CLKB→HVO1 to HVO64			1000	ns	
	l IIILZ	VDD1=5.0V			160		
		CLKB→HVO1 to HVO64			100		
		VDD1=3.3V	_	_	700		
	tPLH2	CLKB→HVO1 to HVO64			700	ns	
	11 2112	VDD1=5.0V			160	113	
		CLKB→HVO1 to HVO64			100		
		VDD1=3.3V		_	1000		
	tPHL3	LATB→HVO1 to HVO64	_	_	1000	ns	
	IFTILS	VDD1=5.0V			150	115	
		LATB→HVO1 to HVO64			130		
		VDD1=3.3V			700		
	4DL 113	LATB→HVO1 to HVO64	_	-	700		
Description Dalay Time	tPLH3	VDD1=5.0V			150	ns	
Propagation Delay Time		LATB→HVO1 to HVO64			150		
		VDD1=3.3V			4000	- ns	
	40111.4	BK→HVO1 to HVO64	-	-	1000		
	tPHL4	VDD1=5.0V			445		
		BK→HVO1 to HVO64			145		
		VDD1=3.3V			700	20	
	451.114	BK→HVO1 to HVO64	-	-	700		
	tPLH4	VDD1=5.0V			4.45	ns	
		BK→HVO1 to HVO64			145		
		VDD1=3.3V			4000		
	(5) !! 5	PCB→HVO1 to HVO64	-	-	1000		
	tPHL5	VDD1=5.0V			4.40	ns	
		PCB→HVO1 to HVO64			140		
		VDD1=3.3V			=00		
	(5) 115	PCB→HVO1 to HVO64	-	-	700		
	tPLH5	VDD1=5.0V				ns	
		PCB→HVO1 to HVO64			140		
		VDD=5V			400		
Rise Time	47111	HVO1 to HVO64	-	-	100		
	tTLH	VDD=3.3V			200	ns	
		HVO1 to HVO64	_	-	200		
Fall Time		VDD=5V			100		
	tTHL	HVO1 to HVO64	_		100	ne	
	1111	VDD=3.3V		_	300	ns	
		HVO1 to HVO64					
Clock Frequency	f	Duty=50%, data loading	-	-	25	MHz	
		In Cascade Connection	-	-	16	MHz	
Input Capacitance	CI	-	-	-	20	pF	


TIMING CHARACTERISTICS


(Unless otherwise specified, Topr=-40 to +80°C, VDD1=3.3 to 5.0 V, VSS1=VSS2=0V)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Clock Pulse Width	PWCLKB (L), (H)	1	20	•	-	ns
Strobe Pulse Width	PWLATB	1	20	•	-	ns
Blank Pulse Width	PWBK	-	200	-	-	ns
PCB Pulse Width	PWPCB	-	200	-	-	ns
Data Setup Time	tSETUP	-	10	-	-	ns
Data Hold Time	tHOLD	1	10	•	-	ns
Clock-Strobe Time	tCLKB-LATB	$CLKB\!\!\downarrow \to LATB\!\!\uparrow$	50	-	-	ns

SWITCHING CHARACTERISTICS WAVEFORMS

(Unless otherwise specified, VIH=VIL=0.5VDD1)





PAD CONFIGURATION

(unit: µm)

. Die Size: X=2654±5

Y=3240±5


(Extended Buffer)

. Driver Pad Size: X=70

Y=70

. Driver Pad Pitch: 90

. Logic Pad Size: 70 x 70




PAD LOCATION

	OAIION	
Pad No.	Pad Name	Location
1	VDD2	[1217, 1510]
2	VSS2	[853, 1510]
3	HVO42	[763, 1510]
4	HVO43	[673, 1510]
5	HVO44	[583, 1510]
6	HVO45	[493, 1510]
7	HVO46	[403, 1510]
8	HVO47	[313, 1510]
9	HVO48	[223, 1510]
10	HVO49	[133, 1510]
11	HVO50	[43, 1510]
12	HVO51	[-47, 1510]
13	HVO52	[-137, 1510]
14	HVO53	[-227, 1510]
15	HVO54	[-317, 1510]
16	HVO55	[-407, 1510]
17	HVO56	[-497, 1510]
18	HVO57	[-587, 1510]
19	HVO58	[-677, 1510]
20	HVO59	[-767, 1510]
21	HVO60	[-857, 1510]
22	HVO61	[-947, 1510]
23	HVO62	[-1037, 1510]
24	HVO63	[-1127, 1510]
25	HVO64	[-1217, 1510]
26	VDD2	[-1217, 1287.2]
27	VSS2	[-1217, 1197.2]
28	LDIO	[-1217, 1011.8]
29	RDIO	[-1217, 735.5]
30	CLKB	[-1217, 479.3]
31	VSS1	[-1217, 283.7]
32	DIR	[-1217, 88.1]
33	VDD1	[-1217, -97.3]
34	LATB	[-1217, -479.3]
35	PCB	[-1217, -735.5]
36	BK	[-1217, -1011.8]
37	VSS2	[-1217, -1197.2] [-1217, -1287.2]
38 39	VDD2 HVO1	[-1217, -1207.2] [-1217, -1510]
40	HVO2	[-1127, -1510]
41	HVO3	[-1037, -1510]
42	HVO4	[-947, -1510]
43	HVO5	[-857, -1510]
44	HVO6	[-767, -1510]
45	HVO7	[-677, -1510]
46	HVO8	[-587, -1510]
47	HVO9	[-497, -1510]
48	HVO10	[-497, -1510]
49	HVO11	[-317, -1510]
50	HVO12	[-227, -1510]
51	HVO13	[-137, -1510]
52	HVO14	[-47, -1510]
52	110017	[=1, =1010]


Pad No.	Pad Name	Location
53	HVO15	[43, -1510]
54	HVO16	[133, -1510]
55	HVO17	[223, -1510]
56	HVO18	[313, -1510]
57	HVO19	[403, -1510]
58	HVO20	[493, -1510]
59	HVO21	[583, -1510]
60	HVO22	[673, -1510]
61	HVO23	[763, -1510]
62	VSS2	[853, -1510]
63	VDD2	[1217, -1510]
64	HVO24	[1213.9, -940.1]
65	HVO25	[1213.9, -829.5]
66	HVO26	[1213.9, -718.9]
67	HVO27	[1213.9, -608.3]
68	HVO28	[1213.9, -497.7]
69	HVO29	[1213.9, -387.1]
70	HVO30	[1213.9, -276.5]
71	HVO31	[1213.9, -165.9]
72	HVO32	[1213.9, -55.3]
73	HVO33	[1213.9, 55.3]
74	HVO34	[1213.9, 165.9]
75	HVO35	[1213.9, 276.5]
76	HVO36	[1213.9, 387.1]
77	HVO37	[1213.9, 497.7]
78	HVO38	[1213.9, 608.3]
79	HVO39	[1213.9, 718.9]
80	HVO40	[1213.9, 829.5]
81	HVO41	[1213.9, 940.1]


PACKAGE INFORMATION


100-PIN, QFP (BODY SIZE: 14 X20 MM)



Symbol	Min.	Nom.	Max.
Α	-	-	3.40
A1	0.25	-	0.50
A2	2.55	2.70	2.90
b	0.22	0.30	0.33
С	0.11	-	0.23
е	0.65BSC.		
D	23.20BSC.		
D1	20.00BSC.		
E	17.20BSC.		
E1	14.00BSC.		
L1	1.60REF.		
θ	0°	-	7°







Notes:

- 1. Refer to JEDEC MS-022 GC-1
- 2. All dimensions are in millimeter.



IMPORTANT NOTICE

Princeton Technology Corporation (PTC) reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and to discontinue any product without notice at any time. PTC cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a PTC product. No circuit patent licenses are implied.

Princeton Technology Corp. 2F, 233-1, Baociao Road, Sindian, Taipei 23145, Taiwan

Tel: 886-2-66296288 Fax: 886-2-29174598 http://www.princeton.com.tw