SafeSU User's Manual

Guillem Cabo Pitarch June 2, 2022

CONTENTS

1	Overview	3
2	Operation	4
	2.1 General	4
	2.2 Default input events	4
	2.3 Main configuration and self-test	7
	2.4 Crossbar	7
	2.5 Counters	10
	2.6 Overflow	12
	2.7 Quota	13
	2.8 MCCU	13
	2.9 RDC	16
	2.10 Software support	18
3	Configuration options	19
4	Signal descriptions	19
5	Library dependences	19
6	Instantiation	20

1 OVERVIEW

The SafeSU (Safe Statistics Unit) is an AHB slave capable of monitoring SoC events, enforce contention control, and identifying profiling errors on run-time. Figure "1.1" shows the structure of the unit. It is composed of an abb wrapper (*ahb_wrapper.vhd*) that maps the SystemVerilog implementation into a VHDL module that can be instanced in SELENE and DeRISC SoCs. The SystemVerilog AHB interface (*pmu_ahb.sv*) offers support for a subset of AHB requests. This module also instances the interface agnostic SafeSU (*PMU_raw.sv*). The latter is used as the generator of the statistic unit. It generates the memory map and the instances for each of the features.

The main features are:

- **Self-test:** Allows to configure the counters' inputs to a fixed value bypassing the crossbar and ignoring the inputs. This mode allows for tests of the software and the unit under known conditions.
- Crossbar: Allows to route any input event to any counter.
- **Counters:** Group of simple counters with settable initial values and general control register.
- **Overflow:** Detection of overflow for counters, interrupt capable with dedicated interruption vector and per counter interrupt enable.
- **Quota:** Deprecated (It may be excluded in a future release)
- MCCU (Maximum Contention Control Unit): Contention control measures for each core. Interruption capable after a threshold of contention is exceeded. It accepts real contention signals or estimation through weights.
- **RDC** (Request Duration Counters): Provides measures of the pulse length of a given input signal (watermark). It can be used to determine maximum latency and cycles of uninterrupted contentions. Each of the counters can trigger an interrupt at a user-defined threshold.

The default configuration of this unit supports 4 cores and 32 input signals. In future releases such parameters (VHDL generics) will be exposed to the top level.




Figure 1.1: Block diagram statistics unit structure

2 OPERATION

2.1 General

The SafeSU attaches to a 128-bit wide AHB bus but only supports Single burst 32-bit accesses. AHB Lock accesses and protection control are not implemented.

The unit is compatible with GRLIB *plug&play*(P&P). Vendor and device's default configuration values are *"BSC"* and *"AHB Performance Monitoring Unit"* respectively. Regardless, release *v3.2.4* of GRMON, the unit may appear as *"Unknown device"*.

2.2 Default input events

In its default implementation, the unit provides up to 128 input events. Each one of the events can be routed to any mechanism of the module through the crossbar.

Table 2.1 shows the inputs and mapping to the crossbar input for the current SELENE release. The number of signals and arrangements may change in the upcoming versions.

Table 2.1: SELENE default input events. 128 inputs, 4 cores

Index Type Source Description										
0	Debug	local	Constant HIGH, used for debug purposes or clock cycles							
1	Debug	local	Constant LOW, used for debug purposes							
2	Pulse	Core 0	Instruction count pipeline 0							
3	Pulse	Core 0	Instruction count pipeline 1							
4	Pulse	Core 0	Instruction cache miss							
5	Pulse	Core 0	Instruction TLB miss							
6	Pulse	Core 0	Data caches L1 miss							
7	Pulse	Core 0	Data TLB miss							
8	Pulse	Core 0	Branch predictor miss							
9	Pulse	Core 1	Instruction count pipeline 0							
10	Pulse	Core 1	Instruction count pipeline 1							
11	Pulse	Core 1	Instruction cache miss							
12	Pulse	Core 1	Instruction TLB miss							
13	Pulse	Core 1	Data caches L1 miss							
14	Pulse	Core 1	Data TLB miss							
15	Pulse	Core 1	Branch predictor miss							
16	Pulse	Core 2	Instruction count pipeline 0							
17	Pulse	Core 2	Instruction count pipeline 1							
18	Pulse	Core 2	Instruction cache miss							
19	Pulse	Core 2	Instruction TLB miss							
20	Pulse	Core 2	Data caches L1 miss							
21	Pulse	Core 2	Data TLB miss							
22	Pulse	Core 2	Branch predictor miss							
23	Pulse	Core 3	Instruction count pipeline 0							
24	Pulse	Core 3	Instruction count pipeline 1							
25	Pulse	Core 3	Instruction cache miss							
26	Pulse	Core 3	Instruction TLB miss							
27	Pulse	Core 3	Data caches L1 miss							
28	Pulse	Core 3	Data TLB miss							
29	Pulse	Core 3	Branch predictor miss							
30	CCS	Core0	Contention C0 over C1							
31	CCS	Core0	Contention C0 over C2							
32	CCS	Core0	Contention C0 over C3							
33	CCS	Core1	Contention C1 over C0							
34	CCS	Core1	Contention C1 over C2							
35	CCS	Core1	Contention C1 over C3							
36	CCS	Core2	Contention C2 over C0							
37	CCS	Core2	Contention C2 over C1							
38	CCS	Core2	Contention C2 over C3							
39	CCS	Core3	Contention C3 over C0							
40	CCS	Core3	Contention C3 over C1							
41	CCS	Core3	Contention C3 over C2							
42	-	-	Filler signal, constant 0							
		•••								
127	-	-	Filler signal, constant 0							

Table 2.2: SELENE default input events. 128 inputs, 6 cores

Index	Туре	Source	Description
0	Debug Debug	local	Constant HIGH, used for debug purposes or clock cycles Constant LOW, used for debug purposes
2	Pulse	Core 0	Instruction count pipeline 0
3	Pulse	Core 0	Instruction count pipeline 1
4	Pulse	Core 0	Instruction cache miss
5	Pulse	Core 0	Instruction TLB miss
6	Pulse	Core 0	Data caches L1 miss
7	Pulse	Core 0	Data TLB miss
8	Pulse	Core 0	Branch predictor miss
9	Pulse	Core 1	Instruction count pipeline 0
10	Pulse	Core 1	Instruction count pipeline 1
11	Pulse	Core 1	Instruction cache miss
12 13	Pulse Pulse	Core 1	Instruction TLB miss Data caches L1 miss
14	Pulse	Core 1	Data TLB miss
15	Pulse	Core 1	Branch predictor miss
16	Pulse	Core 2	Instruction count pipeline 0
17	Pulse	Core 2	Instruction count pipeline 1
18	Pulse	Core 2	Instruction cache miss
19	Pulse	Core 2	Instruction TLB miss
20	Pulse	Core 2	Data caches L1 miss
21	Pulse	Core 2	Data TLB miss
22	Pulse	Core 2	Branch predictor miss
23	Pulse	Core 3	Instruction count pipeline 0
24 25	Pulse Pulse	Core 3	Instruction count pipeline 1 Instruction cache miss
26	Pulse	Core 3	Instruction TLB miss
27	Pulse	Core 3	Data caches L1 miss
28	Pulse	Core 3	Data TLB miss
29	Pulse	Core 3	Branch predictor miss
30	Pulse	Core 4	Instruction count pipeline 0
31	Pulse	Core 4	Instruction count pipeline 1
32	Pulse	Core 4	Instruction cache miss
33	Pulse	Core 4	Instruction TLB miss
34	Pulse	Core 4	Data caches L1 miss
35	Pulse	Core 4	Data TLB miss
36 37	Pulse Pulse	Core 4 Core 5	Branch predictor miss
38	Pulse	Core 5	Instruction count pipeline 0 Instruction count pipeline 1
39	Pulse	Core 5	Instruction count pipeline i
40	Pulse	Core 5	Instruction TLB miss
41	Pulse	Core 5	Data caches L1 miss
42	Pulse	Core 5	Data TLB miss
43	Pulse	Core 5	Branch predictor miss
44	CCS	Core0	Contention C0 over C1
45	CCS	Core0	Contention C0 over C2
46	CCS	Core0	Contention C0 over C3
47	CCS	Core0	Contention C0 over C4
48	CCS	Core0 Core1	Contention C0 over C5 Contention C1 over C0
50	CCS	Core1	Contention C1 over C2
51	CCS	Core1	Contention C1 over C2 Contention C1 over C3
52	CCS	Corel	Contention C1 over C4
53	CCS	Corel	Contention C1 over C5
54	CCS	Core2	Contention C2 over C0
55	CCS	Core2	Contention C2 over C1
56	CCS	Core2	Contention C2 over C3
57	CCS	Core2	Contention C2 over C4
58	CCS	Core2	Contention C2 over C5
59	CCS	Core3	Contention C3 over C0
60	CCS	Core3	Contention C3 over C1
61 62	CCS	Core3	Contention C3 over C2 Contention C3 over C4
63	CCS	Core3	Contention C3 over C4 Contention C3 over C5
64	CCS	Core4	Contention C3 over C3 Contention C4 over C0
65	CCS	Core4	Contention C4 over C1
66	CCS	Core4	Contention C4 over C2
67	CCS	Core4	Contention C4 over C3
68	CCS	Core4	Contention C4 over C5
69	CCS	Core5	Contention C5 over C0
70	CCS	Core5	Contention C5 over C1
71	CCS	Core5	Contention C5 over C2
72	CCS	Core5	Contention C5 over C3
		I ComoE	Contention C5 over C4
73	CCS	Core5	
		- 	Filler signal, constant 0

Signals labeled as *debug* are fix inputs that can be used to test hardware or software with known inputs. **Event 0** (fix '1') can be used to measure the **number of elapsed cycles**.

Signals of type *CCS* can be used to compute the total contention cycle stack of the system. These signals become high at the first rising edge of the clock after a given condition or event has been detected. They remain active until the condition or event that they are measuring becomes low. This behavior allows measuring the length of clock cycles. When generating CCS signals, the user must consider if they want to allow back to back events and generate the input signals accordingly at RTL level.

2.3 Main configuration and self-test


Reset and enable of overflow, quota, and regular counters can be performed with register 2.1. All signals are active high.

Self-test mode allows to bypass the input events from the crossbar and instead use a specific input pattern where signals are constant. This mode can be used for debugging. After the addition of the crossbar and debug inputs, there is a certain overlap. The same results can be achieved with the correct crossbar configuration. Nevertheless, it has been included in this release for compatibility.

These are the Self-test modes for each configuration value of the fied *selftest mode* in register 2.1:

- 0b00: Events depend on the crossbar. Self-test is disabled
- 0b01: All signals are set to 1.
- 0b10: All signals are set to 0.
- 0b11: Signal 0 is set to 1. The remaining signals are set to 0.

Register 2.1: BASE CONFIGURATION REGISTER (0x000)



2.4 Crossbar

This feature allows routing any of the input signals of table 2.1 or 2.2 into any of the 24 counters of the SafeSU. Each one of the counters has a 5-bit configuration value for the 32 input version of the crossbar or 7-bit for the 128 version. For simplicity this section de-

scribes the 32 entry variant of the crossabar. Consider that the width of the configuration field is $log2(N_inputs)$ and the total amount of configuration registers $log2(N_inputs) * N_inputs$.

Configuration values are stored in registers 2.2, 2.3, 2.4,2.5. All the configuration values are consecutive. Thus some values may have configuration bits in two consecutive memory addresses. Examples of this are Output 6, 12, 19 in our current configuration. As a consequence, the previous outputs may require two writes to configure the desired input signal.

Configuration fields match one to one with the internal counters. So the field *output 0* matches with *counter 0*, *output 1* with *counter 1* and so on.

As a usage example, suppose the user wants to route the signal $pmu_events(0).icnt(0)$ to the internal $counter\ 0$. The field $Output\ 0$ of register 2.2 shall match the Index of the signal in table 2.1. In this case, the index is 2. After this configuration, the event count will be recorded in $counter\ 0$. The addresses for counter values are indicated in figure 2.1.

Register 2.2: Crossbar configuration register 0 (0x0AC)

Outp	16 [1:0]	Outputs	Output. ^A	Output3	Output?	Output 1	Outputo	
31 30	29	25	24 20	19 15	14 10	9 5	4 0	
00		00	00	00	00	00	00	Reset value

Register 2.3: Crossbar configuration register 1 (0x0B0)

	Output 123:101 Output 1		Output 10	Output 9	Output 8	Output?	Output	o Will
31	28	27 23	22 18	17 13	12 8	7 3	2 0	
	00 00		00	00	00	00	00	Reset value

Register 2.4: Crossbar configuration register 2 (0x0B4)

On	that 19 10:01	Output 17	Output 16	Output 15	Output 1.4	Output 13 Output 12.4:19
31	30 26	25 21	20 16	15 11	10 6	5 1 0
00	00	00	00	00	00	00 Reset value

Table 2.3: Crossbar outputs and SafeSU capabilities

Output	Counters	Overflow	MCCU	RDC
0	Yes	Yes	Core 0	Yes
1	Yes	Yes	Core 0	Yes
2	Yes	Yes	Core 1	Yes
3	Yes	Yes	Core 1	Yes
4	Yes	Yes	Core 2	Yes
5	Yes	Yes	Core 2	Yes
6	Yes	Yes	Core 3	Yes
7	Yes	Yes	Core 3	Yes
8	Yes	Yes	Core 4	Yes
9	Yes	Yes	Core 4	Yes
10	Yes	Yes	Core 5	Yes
11	Yes	Yes	Core 5	Yes
12	Yes	Yes	No	No
13	Yes	Yes	No	No
14	Yes	Yes	No	No
15	Yes	Yes	No	No
16	Yes	Yes	No	No
17	Yes	Yes	No	No
18	Yes	Yes	No	No
19	Yes	Yes	No	No
20	Yes	Yes	No	No
21	Yes	Yes	No	No
22	Yes	Yes	No	No
23	Yes	Yes	No	No

Register 2.5: Crossbar configuration register 3 (0x0B8)

	Reservi	.o.	Output	Z ^A		Output	ß		Outpi	x22		Output	22		Output	20		Outpu	X 10.	A.I.
31	L 29	28		24	23		19	18		14	13		9	8		4	3		0	
	Х		00			00			00			00			00			00		Reset value

Signal routing is important since some of the SafeSU features are only available at different crossbar outputs. Table 2.3 shows the available capabilities for each one of the outputs.

 $[\]overline{\ ^{0}}RDC$ and MCCU signals are only available if the assigned core is synthesized.

2.5 COUNTERS

The unit in the default configuration contains 24 counters, 32-bit each. Figures 2.1 and 2.2 indicate the memory address where each counter's value can be access. Counter values can be **read** or **written**, thus allowing to set the initial value of the counters.

Enable and reset is managed by the base configuration register 2.1.

Counters can overflow. In such a case, the count will wrap back to 0 and keep counting. Section 2.6 describes how to enable the overflow detection interrupts.




Figure 2.1: 0 to 12 Counter adresses




Figure 2.2: 12 to 24 Counter addresses

2.6 Overflow

The user can enable overflow detection for each one of the counters in section 2.5. Enables are active high and individual for each counter, as indicated in register 2.6. If a counter with overflow detection active wraps over the maximum value, the corresponding bit of register 2.7 will become 1, and AHB interrupt number 6 will become active.


The default AHB interrupt mapping can be modified within the file *ahb_wrapper.vhd*.

Register 2.6: OVERFLOW INTERRUPT ENABLE MASK (0x064)

	Reserved		රා	unter	ante	ings Sinter	inter	ingo inter	inter	inter	inter	inter	inter	inter	173 17ter	anter	anter	inter	inter	inter	inter	io unter	inter	in Co	i3	intiger?	intero
31		24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	X		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Reset value

Register 2.7: Overflow interrupt vector (0x068)



Reset value

2.7 QUOTA

This feature has been replaced by the MCCU and will disappear in future releases. Usage is not recommended.

2.8 MCCU

The Maximum-Contention Control Unit (MCCU) allows to monitor a subset of the input events and track the approximate contention that they will cause. Currently, events assigned to counters 0 to 7 for the 4 core version or 0 to 11 for the 6 core version can be used as inputs of the MCCU. Thanks to the crossbar, any of the SoC signals can be used by the MCCU. In this section we use the 4 core version as a reference. In all configurations one quota register is assigned to each core and one weight is asigned to each signal.





Figure 2.3: Block diagram MCCU mechanism for one core.

Figure 2.3 shows the internal elements required to monitor the quota consumption of one core, given four input events. When events are active, they pass the value assigned in the weight register 2.10 for the given signal to a series of adders. The addition is subtracted from the corresponding quota register 2.5. When the remaining quota is smaller than the cycle contention, an interrupt is triggered.

When the "Enable Hardware Quota" bit is toggled, this interrupt is routed to the AHB controller directly to block contending core access to the shared bus. Thus, disabling the interrupt lines and performing the decisions without software intervention.

Register 2.8: MCCU main configuration for 4 core configurations (0x074)



Reset value

Register 2.9: MCCU main configuration for 6 core configurations (0x074)




Figure 2.4: MCCU Quota limits for each core




Figure 2.5: MCCU Current remaning Quota for each core

In the current release, the MCCU can be reset and activated with the respective fields of register 2.8. The fields labeled as *Update Quota core* are used to update the available quota of

each core (figure 2.5). While *Update Quota core* is high, the content is assigned to the available quota. Once released (low), the available quota can start to decrease if the MCCU is active. The current quota can be read while the unit is active.

In the current release, each core can monitor two input events. The MCCU module is parametric and more events can be provided in future releases. Table 2.3 shows the features available for each crossbar output. Under the column MCCU, you can see towards which core quota the event will be computed. The unit provides one interruption for each of the monitored cores. Quota exhaustion for cores 3, 2, 1, and 0 is mapped to AHB interrupts 10, 9, 8, and 7, respectively.

Weights for each monitored event are registered in registers 2.10 and 2.11. Currently, each weight is an 8-bit field. Each input of the MCCU maps directly to the outputs of the crossbar. Thus the weight for the MCCU input 0 corresponds to the signal in crossbar output 0.

Register 2.10: MCCU EVENT WEIGHTS REGISTER 0 (SHARED WITH RDC) (0x098)

Indut'3	Indity	Input.1	Inputo	
31 24	23 16	15 8	7 0	
00	00	00	00	Reset value

Register 2.11: MCCU EVENT WEIGHTS REGISTER 1 (SHARED WITH RDC) (0x09c)

INDIX	INDIAG	INDITS	Input	
31 24	23 16	15 8	7 0	
00	00	00	00	Reset value

2.9 RDC

The Request Duration Counter or RDC is comprised of a set of 8-bit counters and comparators that allow monitoring the length of a CCS signal, record the number of clock cycles of the longest pulse and compare such value with the defined weight.




Figure 2.6: Block diagram RDC mechanism.

The current release provides monitoring for crossbar outputs 0 to 7 for the quad-core configuration and 0 to 11 for the hexa-core. Note that the amount of registers changes with the amount of cores, and figures and addresses are representative of the 4 core configuration. The weights for each signal are shared with the MCCU and are stored in registers 2.13 and 2.14. Weights are 8-bit fields. Counters have overflow protection, preventing the count from wrapping over the maximum value. The maximum value for each event (watermarks), are stored in registers 2.15 and 2.16.

The RDC shares the main configuration register with the MCCU (register 2.8). Through this register, the unit can be reset and enabled through the corresponding fields. Such fields are active high signals.

The unit does provide access to the internal interrupt vector (register 2.12), but such information is redundant and may be removed in future releases. Given the current watermarks and assigned weights, the events responsible for the interrupt can be identified. The RDC interrupt has been routed to AHB interrupt 11.

Register 2.12: RDC INTERRUPT VECTOR (0x0a0)

Reserved	ග්	ie's	ie Co	ie?	ie Cos	e, Coteo
31 4	3	3	3	2	1	0
X	00	00	00	00	00	00

Reset value

Register 2.13: RDC EVENT WEIGHTS REGISTER 0 (SHARED WITH MCCU) (0x098)

	Input's	Induty	Inqui.1	Inputo	
31	24	23 16	15 8	7 0	
	00	00	00	00	Reset value

Register 2.14: RDC EVENT WEIGHTS REGISTER 1 (SHARED WITH MCCU) (0x09c)

	Input	Inpite	Inputs	InputA	
31	24	23 16	15 8	7 0	
	00	00	00	00	Reset value

Register 2.15: RDC WATERMARK REGISTER 0 (0x0a4)

Inpit3	Indity	Input.1	Inpito	
31 24	23 16	15 8	7 0	
00	00	00	00	Reset value

Register 2.16: RDC WATERMARK REGISTER 1 (0x0a8)

Input	Inputo	Inputs	Inputa	
31 24	23 16	15 8	7 0	
00	00	00	00	Reset value

2.10 SOFTWARE SUPPORT

The unit can be configured by the user at a low level following the description of previous sections and the documents associated for each unit. In addition we provide a small bare-metal driver under the *drivers* directory of the SafeSU repository.

Currently 6 core and 4 core versions of the drivers are provided. The drivers are composed of three files.

- *pmu_vars.h*: Defines a set of constants with the RTL parameters that generated the unit. Such constants allow the reusing of functions among hardware configurations.
- *pmu_hw.h*: Defines the memory position of the SafeSU within the memory map of the SoC. It also contains the prototypes of each function of the driver.
- *pmu_hw.c*: Contains the definition of each of the functions.

Given the current development status, the driver is not autogenerated, and **modifications to the RTL may require manual changes on the previous files**.

3 Configuration options

Table 3.1 shows the configuration parameters exposed by *ahb_wrapper.vhd*. Given the current development status, changes to the configuration options may require manual modifications to internal modules and software drivers. Future releases will expose parameters to enable individual SafeSU features and allow for more flexibility.

Table 3.1: Configuration options (VHDL ports)

Generic	Function	Allowed range	Default
HADDR	AHB base address	0 to 16#fff#	0
HMASK	AHB address mask	0 to 16#fff#	16#fff#
N_REGS	Total of accessible registers	2 to 64	43
SafeSU_COUNTERS	Number of generic counters. Same as crossbar outputs	1 to 32	24
N_SOC_EV	SoC signals. Inputs to the crossbar		32
REG_WIDTH	Size of registers and counters	32 or 64	32

4 SIGNAL DESCRIPTIONS

Table 4.1 shows the interface of the core (VHDL ports).

Table 4.1: Signal descriptions (VHDL ports)

Signal name	Field	Type	Function	Active
RST		Input	Reset	Low
CLK		Input	AHB master bus clock	-
SafeSU_EVENTS		Input	Input for regular SoC events	-
CCS_CONTENTION		Input	Input for contention cycle stack signals that measure contention	-
CCS_LATENCY		Input	Input for contention cycle stack signals that measure access latency	-
AHBSI	*	Input	AHB slave input signals	-
AHBSO	*	Output	AHB slave output signals, includes interrupts	-

5 LIBRARY DEPENDENCES

Table 5.1 shows the libraries used when instantiating the core (VHDL libraries).

Table 5.1: Library dependencies

Library	Package	Imported units	Description
IEEE	std_logic_1164	Types	Standard logic types
GRLIB	amba	Signals	AMBA signal definitions
GRLIB	config	Types	Amba P&P types
GRLIB	devices	Types	Device names and vendors
GRLIB	stdlib	All	Common VHDL functions
GAISLER	noelv	Signals	Counter vectors and types
BSC	pmu_module	Instances and signals	Instances and signal definitions for the SafeSU

6 Instantiation

An example design is provided in the context of SELENE and De-RISC project. Integration examples of earlier releases of the unit along LEON3MP can be provided under demand.

```
Listing 1: SafeSU instance example for gpp_sys
```

```
-- Include BSC library
library bsc;
use bsc.pmu_module.all;
--Provide a non-overlaping hsidx
constant hsidx_pmu : integer := 6;
--Update the hsidx of the next slave
constant nextslv
                 : integer := hsidx_pmu + 1;
--Declare events and signals of interest. They may change
--for each use case. Route such events to pmu_events,
--ccs_contention and ccs_latency ports
--Instance of the unit
PMU_inst : ahb_wrapper
generic map(
ncpu
     => CFG_NCPU,
hindex => hsidx_pmu,
haddr => 16#801#,
hmask => 16#FFF#
)
port map(
```

Given the development status of the module and drivers it is recommended to not modify the internal parameters of the module.