MP-2 Write-Up

Blake VERMEER Kris HALL Rohit ZAMBRE

September 29, 2014

Date Due: October 10, 2014 Instructors: Joseph Zambreno

1 Objective

2 Platform Overview

In this section we were asked to review the project and provide a short description of the project structure. Here is our description:

The core part of this project is split into three main files: $v5_emac_v1_4_example_design.vhd$, $v5_emac_v1_4_locallink.vhd$, and $v5_emac_v1_4_block.vhd$. The $v5_emac_v1_4_block.vhd$ is the lowest level element of the three. This wrapper file is responsible for interfacing with the physical Ethernet hardware on the FPGA. The $v5_emac_v1_4_locallink.vhd$ is the next level up file. It is responsible for interfacing with the with the block level wrapper file and providing FIFOs for the input and output of the Ethernet module. The highest level of the design is $v5_emac_v1_4_example_design.vhd$. This module interfaces with the locallink wrapper file and provides a basic loopback interface.

- 3 Basic Scanning
- 4 String Detection
- 5 String Counting
- 6 Message Return
- 7 Bonus Inner-Packet Counting
- 8 Conclusion