Bits to Scalers - 2011

At the November 2010 Collaboration Meeting, the spin pwg discussed input bits for scalers for run-11. Best knowledge, at the time, was based on 8 functional 24-bit scalerboards.

Present best knowledge is 6 such boards, and further compromises thus need to be made, at least initially. Two 30 bit boards are on track to become available late February 2011.

Common sense dictates that reconfiguration of the RAT mapping during run-11 is kept to an absolute minimum.

For conventional reasons, the 24-bit scalerboards will be named 5, 6, 7, 8, 11, and 12 here. The 7-bit bunch-crossing counter will occupy bits 17-23 in each 24-bit board:

BX202IN	0	SCALERXX	17
BX202IN	1	SCALERXX	18
BX202IN	2	SCALERXX	19
BX202IN	3	SCALERXX	20
BX202IN	4	SCALERXX	21
BX202IN	5	SCALERXX	22
BX202IN	6	SCALERXX	23

A 24th scalerboard input will be served by run control.

Boards 11 and 12 will continue to serve monitoring of individual tiles in BBC-east and BBC-west, respectively:

```
BBCEIN
         0
               SCALERBO 0
BBCEIN
          1
               SCALERB0 1
BBCEIN
          2
               SCALERBO 2
BBCEIN
          3
               SCALERBO 3
         4
               SCALERBO 4
BBCEIN
BBCEIN
          5
               SCALERBO 5
         6
               SCALERBO 6
BBCEIN
         7
               SCALERBO 7
BBCEIN
BBCEIN
               SCALERBO 8
         8
BBCEIN
         9
               SCALERBO 9
BBCEIN
         10
               SCALERBO 10
BBCEIN
         11
               SCALERBO 11
               SCALERBO 12
BBCEIN
          12
BBCEIN
          13
               SCALERBO 13
BBCEIN
         15
               SCALERBO 14
```

```
BBCEIN
          15
               SCALERBO 15
VT201IN
          0
               SCALERBO 16
                                    ) BBC small-tile TAC diff. in window
and
BBCWIN
               SCALERCO 0
          0
BBCWIN
          1
               SCALERCO 1
BBCWIN
          2
               SCALERCO 2
BBCWIN
          3
               SCALERCO 3
BBCWIN
          4
               SCALERCO 4
          5
               SCALERCO 5
BBCWIN
BBCWIN
          6
               SCALERCO 6
BBCWIN
          7
               SCALERCO 7
BBCWIN
          8
               SCALERCO 8
               SCALERCO 9
BBCWIN
          9
BBCWIN
          10
               SCALERCO 10
               SCALERCO 11
BBCWIN
          11
BBCWIN
          12
               SCALERCO 12
BBCWIN
          13
               SCALERCO 13
BBCWIN
          15
               SCALERCO 14
BBCWIN
          15
               SCALERCO 15
VT201IN
          0
               SCALERCO 16
```

respectively. These boards will both sample 10 minute intervals for each run.

Boards 5 and 6 serve luminosity measurement purposes. They will have identical inputs. Board 5 integrates for the duration of each run. Board 6 will sample 10 minute intervals.

```
VT201IN
           1
                SCALER50 0
                SCALER50 1
VT201IN
           2
                                       ) BBC small-tile TAC diff.
VT201IN
           3
                SCALER50
VT201IN
           4
                SCALER50 3
VT201IN
           7
                SCALER50 4
VT201IN
                SCALER50 5
                                       ) ZDC TAC difference
           8
VT201IN
           9
                SCALER50 6
VT201IN
           10
                SCALER50 7
ZD101IN
           10
                SCALER50 8
                                      ) ZDC ADC-sum-E > th0
ZD101IN
           11
                SCALER50 9
                                      ) ZDC ADC-sum-W > th0
BB101IN
           14
                SCALER50
                           10
                                      ) BBC small ADC sum-E > th0
                                      ) BBC small ADC sum-W > th0
BB101IN
           15
                SCALER50 11
```

	VT201IN VT201IN	XX XX	SCALER50 SCALER50	12 13	to be defined from trigger list to be defined from trigger list + live
	VT201IN VT201IN VT201IN	11 6 0	SCALER50 SCALER50 SCALER50	14 15 16) VPD TAC in window) ZDC TAC in window) BBC small-tile TAC in window
Boards 7 and 8 will serve local polarimetry with the ZDC East and West, respectively. Board 7:					
	'Z-SMD-E-H' 'Z-SMD-E-H' 'Z-SMD-E-V' 'Z-SMD-E-V' 'Z-SMD-E-V'	' 1 ' 2 ' 0 ' 1	SCALER70 SCALER70 SCALER70 SCALER70 SCALER70 SCALER70	0 1 2 3 4 5)) ZDC-SMD highest slat (H,V)))
	ZD101IN ZD101IN ZD101IN	0 1 2	SCALER70 SCALER70 SCALER70	6 7 8)) ZDC Truncated ADC-sum-E)
	ZD101IN	12	SCALER70	9) ZDC Front-ADC-E > th0
	ZD101IN	13	SCALER70	10) ZDC Back-ADC-E > th0
	ZD101IN	6	SCALER70	11) ZDC Good-TAC-E
	BBCEIN BBCEIN BBCEIN BBCEIN	3 4 11 12	SCALER70 SCALER70 SCALER70 SCALER70	12 13 14 15)) BBC-E individual inner small tiles))
	VT201IN	0	SCALER70	16) BBC small-tile TAC in window
and board 8:					
	'Z-SMD-W-H 'Z-SMD-W-H 'Z-SMD-W-V 'Z-SMD-W-V	l'1 l'2 "0 "1	SCALER80 SCALER80 SCALER80 SCALER80	0 1 2 3 4)) ZDC-SMD highest slat (H,V))

'Z-SMD-W-V'2

3

ZD101IN

SCALER80 5

SCALER80 6

ZD101IN ZD101IN	4 5	SCALER80 SCALER80	7 8) ZDC Truncated ADC-sum-W)
ZD101IN	14	SCALER80	9) ZDC Front-ADC-W > th0
ZD101IN	15	SCALER80	10) ZDC Back-ADC-W > th0
ZD101IN	7	SCALER80	11) ZDC Good-TAC-W
BBCWIN BBCWIN BBCWIN BBCWIN	3 4 11 12	SCALER80 SCALER80 SCALER80 SCALER80	12 13 14 15)) BBC-W individual inner small tiles))
VT201IN	0	SCALER80	16) BBC small-tile TAC in window

These boards will integrate for the duration of each run.

Notes on boards 7 and 8: the above lists for ZDC-polarimetry are intended, initially, for commissioning and, subsequently, for faster optimization of the analyzing power than is possible with dedicated ZDC-trigger runs. On success, a number of bits may be freed up. It is even conceivable that a full board will be freed-up. These bits will then be allocated to luminosity measurements (in particular live-time, and 1-arm vs. 2-arm luminosity measurements).

Notes on boards 11 and 12: if run-9 observations of small BBC analyzing power at 500 GeV are confirmed, selected individual tiles from boards 11 and 12 can be interchanged so that both boards contain inputs from BBC-E and BBC-W.

Notes on boards 5 and 6: the inputs to boards 5 and 6 closely resemble the inputs used in runs 6 and 9 (200 GeV). High BBC multiplicities may make it beneficial to consider the VPD as an additional luminosity monitor. In this case VP101 bits 14 and 15 would need to be routed for corrections.

Would a scaler-board fail during the initial transverse running period, board 6 will become the spare. This will be revisited for the start of the longitudinal running period, or if/when board 7 or 8 are freed up following ZDC-polarimetry commissioning.

Oleksandr Grebenyuk or Ernst Sichtermann will be available at BNL to assist with commissioning until February 10 and February 14-22, afterwards as needed.

Commissioning of boards 7, 8 and 11, 12 presently has higher priority than 5 and 6.

EPS 20110127