Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

MIPS: mistake in disassembling special privileged instruction (MFC) #1673

Open
XVilka opened this issue Aug 4, 2020 · 0 comments
Open

MIPS: mistake in disassembling special privileged instruction (MFC) #1673

XVilka opened this issue Aug 4, 2020 · 0 comments

Comments

@XVilka
Copy link
Contributor

XVilka commented Aug 4, 2020

0xffffffff80affa10 03800c40 mfc0 t4, s0, 3
0xffffffff80affa14 80008c35 ori t4, t4, 0x80

In the disassemble result of the first instruction,mfc0 t4, s0, 3 ,s0 is a general register, but mfc0 is a privileged instruction.
For privileged instructions (mfc0 mtc0), the name should be indexed in Coprocessor 0 registers , not in general registers.

Originally was reported in radareorg/radare2#17372

@junchao-loongson might want to give a small reproducer with cstool, please give the offending bytes.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant