8-Bit Buffers with Schmitt Trigger Inputs

SN54/74LS310 SN54/74S310 SN54/74LS340 SN54/74S340 SN54/74LS341 SN54/74S341 SN54/74LS344 SN54/74S344

Features

- · Schmitt-trigger inputs guarantee high noise margin
- Three-state outputs drive bus lines
- Typical input and output capacitance ≤10 pf
- . Low-current PNP inputs reduce loading
- 20-pin SKINNYDIP® saves space
- 8-bit data path matches byte boundaries
- · Ideal for microprocessor interface
- Complementary-enable '310 and '341 types combine multiplexer and driver functions
- Pin-compatible with SN54/74S210/240/1/4 and SN54/74LS210/240/1/4; can be direct replacement in systems with noise problems

Description

In addition to the standard Schottky and low-power Schottky 8-bit buffers, Monolithic Memories provides full hysteres is with a "true" Schmitt-trigger circuit. The improved performance characteristics are designed (1) for the low-power Schottky buffers, to be consistent with the SNS4/7416 Andrew Schmitt-trigger inverter, and to guarantee a full-to-my noise immunity (2) for the Schottky buffers to have low propagation delays, and to guarantee a full 500 my noise immunity. The Schmitt-trigger operation makes these 1.66 buffers ideal for bus receivered in a noisy environment.

These 8-bit buffers provide high-speed and high current interface capability for bus organized digital systems. The three-state drivers will source a termination to graph (up to 133Ω) or sink a pull-up to V_{CC} as in the popular $22\Omega/330\Omega$ computer

Ordering Information


	PART NUMBER	PKG*	TEMP	ENABLE	POLARITY	POWER
	SN54LS310	J,F	mil	High-		
	SN74LS310	N,J	com	Low	1	
	SN54LS340	J,F	mil	Low	(()	
	SN74LS340	N,J	com	Low		⊳ LS
	SN54LS341	J,F	mil	√High-	1111	LO
	SN74LS341	N,J	cen	Low) Non-	
	SN54LS344	J,F	mij		Invert	
	SN74LS344	NA	com	Low		
	SN54S310	(SLF)	mil	High	70	
	SN7493/10	CN	∕ç̂om	Low	(1)	
	SN549340	₩.	mil	7	Invert	
(1	SN745340	N,J	၄၅၇	> fam		
1	6N546341	J,F,	(mil ,	Adoirt.		S
	SN748341	12.4	com) LOW	Non-	
	SN54S344/	JE \	mi		Invert	
	SN745344	N.A.	com	Low		

period and intermination. The PNP inputs provide improved fan-in with 0.2 mA III for the low-power Schottky buffers and 0.25 mA

the 340 and 344 provide inverting and non-inverting outputs respectively, with assertive-low enables. The 310 and 341 also provide inverting and non-inverting outputs respectively, but with complementary (both assertive-low and assertive-high) enables, to allow transceiver or multiplexer operation.

All of the 8-bit devices are packaged in the popular 20-pin SKINNYDIP®.

Logic Symbols




SKINNYDIP® is a registered trademark of Monolithic Memories.

Monolithic MMI Memories

12

IEEE Symbols



Absolute Maximum Ratings

Supply voltage V _{CC}	
Input voltage	
Off-state output voltage	
Storage temperature	

Operating Conditions

SYMBOL	PARAMETER	MIN	MILITARY MIN TYP MAX			COMMERCIAL MIN TYP MAX		
vcc	Supply voltage	4.5	5	5.5	4.75	5	(5.25)) v
TA	Operating free-air temperature	-55		125	0 /		178	19

Electrical Characteristics Over Operating Conditions

SYMBOL	PARA	METER	TEST C	TEST CONDITIONS		TYP MA	À C	OMME MN TY	PICIAL	DUNIT	
V _{T+}	Positive thres	hold voltage	Any A*	$\sqrt{1}$	105	1.7 2.	9/1	\$ \ \ \	2.0	V	
V _T _	Negative thre	shold voltage	Any A*		0.6 0.9 11		1 6	.6 \ 8.	1.1	V	
V _{IC}	Input clamp v	oltage	VCC = MIN	1 = -18 mA	1.7	\sim /y	\$	7	-1.5	V	
ΔV _T	Hysteresis (V-	_{T+} -V _{T-})	Any A		2.4	- 0 :8) \	> o	.4 0.8	3	V	
ΔV _{DB}	Dead band vo	Itage	Aphl		0.4		0	.4		٧	
V _{IL}	Input low volt	age \\	AOV BY	_ (())		0.	В		0.8	٧	
VIH	Input high vol	Input high voltage			2.0		2	.0		٧	
l _{IL}	Low-level inp		VCC ZMAXI	V _I = 0.4 V		-0.	2		-0.2	mA	
Чн	High-fevel inp	High-level input current		V ≥ 2.7 V		2	0			μА	
lj .	Maximum inp	at current	MAX	V _I = 7 V		0.	1		0.1	mA	
Voi	OL Low-level output voltage		V _{T+} = 2 V	I _{OL} = 12 mA		0	4		0.4	\ \ \	
, OL			V _{T-} = 0.6 V	IOL = 24 mA					0.5		
		· ·		I _{OH} = -3 mA	2.4	3.4	2	.4 3.4	ļ		
Vон	High-level out	put voltage	V _{T+} = 2 V	I _{OH} = -12 mA	2] v	
			V _{T-} = 0.6 V	I _{OH} = -15 mA			2				
^I OZL	Off state system		V _{CC} = MAX	V _O = 0.4 V		-20	o		-20	μА	
^l ozh	Off-state outp	ut current	V _{T+} = 2 V V _{T-} = 0.6 V	V _O = 2.7 V		20)		20	μА	
los	Output short-o	ircuit current**	V _{CC} = MAX		-40	-22	5 -	40	-225	mA	
		Outputs		'LS310,'LS340		17 2	7	17	27		
		High		'LS341, 'LS344		18 3	5	18	35		
'cc	Supply	Outputs	V _{CC} = MAX Outputs open	'LS310, 'LS340		26 4	1	26	44	mA	
,00	Current	Current Low		'LS341, 'LS344		32 46	3	32	46] '''^	
		Outputs Disabled	Single In all	'LS310, 'LS340		29 50)	29	50		
				'LS341, 'LS344		34 54	1	34	54		

^{**} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

^{* &}quot;A" indicates data input, "E" indicates enable input.

Switching Characteristics $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

SYMBOL	PARAMETER		TEST CONDITIONS (See Test Load/Waveforms)		10, 'L: TYP	S340 MAX	'LS: MIN	341, 'L TYP	S344 MAX	UNIT	
^t PLH	Data to Output delay			1	19	25		19	25	ns	
^t PHL	Output Enable delay		C. = 45 pE	D 667.0		19	25		19	26	ns
tPZL		C _L = 45 pF	R _L = 667Ω		32	40		25	1/36	ns	
^t PZH					23	35	2//	24	1/35	ns	
t _{PLZ}	Output Disable delay	C ₁ = 5 pF F	667.0		18	(SOC)	75	21	30	ns	
t _{PHZ}	Odiput Disable delay	CL-Spr P	R _L = 667 Ω		18	25		18	-25	ns	

Absolute Maximum Ratings

Supply voltage VCC	7.0 V
Input voltage	5.5 V
Off-state output voltage	5.5 V
Storage temperature -65° to +1	150°C

Operating Conditions

SYMBOL	PARAMETER			MILITARY MIN TYP MAX			COMMERCIAL MIN TYP MAX		
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	\ v	
TA	Operating free-air temperature	-55		125	0		75)	,c	

Electrical Characteristics Over Operating Conditions

SYMBOL	PARAI	METER	TEST C	ONDITIONS		LITARY TYD MAX	MIN	MERCIAL TYP MAX	UNIT	
V _{T+}	Positive threst	hold voltage	Any A*	<u> </u>	[J.5_	18 2.85	1,6	1.8 2.0	P.W	
V _T -	Negative thres	shold voitage	Any A*	7/1	08 1.1 1.35		/80	7:4 3	V	
V _{IC}	Input clamp ve	oltage	V _{CC} = MIN / = -18 mA			Q-12	5	-1.2	V	
ΔV _T	Hysteresis (V-	_{L+} -V _{T-})	Any A*		0.5	<u> </u>	0.5	0.7	V	
ΔV _{DB}	Dead band vo	Itage	Any		20.6	シケ	0.3		V	
VIL	Input low volta	age	ANY ET		25	2 0.8		0.8	٧	
v _{iH}	Input high voltage		AND EN		2:0		2.0	·	٧	
IIL	Low-level input current		VCC = MAX	(Y ₁ = 0.5 k		-0.25		-0.25	mA	
Iн			V _{CC} =MAX	M = 2.7 W		50		50	μΑ	
l _i	Maximum inpu	d surrept	rec=WAY	5.5 V € 5.5 V		1		1	mA	
VOL	Low-level output voltage		Vec Nin	I _{OL} = 48 mA		0.55			V	
VOL			T-= 0.8 V	I _{OL} = 64 mA				0.55		
	High-level output voltage		V _{CC} = MIN	I _{OH} = -1 mA			2.7			
			ACC - MILLA	I _{OH} = -3 mA	2.4	3.4	2.4	3.4		
VOH			V _{T+} = 2 V	I _{OH} = -12 mA	2				V	
			V _{T-} = 0.8 V	I _{OH} = -15 mA			2			
lozL	0# ****		V _{CC} = MAX	V _O = 0.5 V		-50		-50	μА	
^l ozh	Off-state outp	ut current	V _{IH} = 2.0 V V _{IL} = 0.8 V	V _O = 2.7 V		50		50	μА	
los	Output short-c	ircuit current**	V _{CC} = MAX		-50	-225	-50	-225	mA	
		Outputs		'S310,'S340		50 80		50 80		
		High		'S341, 'S344		80 130		80 130]	
100	Supply	Outputs	V _{CC} = MAX	'S310, 'S340		110 155		100 155	mA	
¹cc	Current	Cow Outputs	Outputs open 'S	'S341, 'S344		130 180		130 185		
ļ				'S310, 'S340		135 180		135 180		
		Disabled		'S341, 'S344		155 180		150 200		

^{**} Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

^{* &}quot;A" indicates data input, "E" indicates enable input.

Switching Characteristics V_{CC} = 5 V, T_A = 25°C

SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load/Waveforms)		'SS MIN	10, 'S TYP			41, 'S TYP	344 MAX	UNIT	
^t PLH	Data to Output delay				11	15		16	22	ns	
^t PHL	Data to Output delay	Data to Cutput delay	0 - 50 - F	D - 00 0		16	22		10	15	ns
tPZL	Output Enable delay	C _L = 50 pF R _I	RL= 90Ω		8	15		10 🕻	13)) ns	
^t PZH					6	12			1/1/2-) As	
t _{PLZ}	Output Disable delay	C. zene B	D 000		10	15	211	10	1/3	ns	
t _{PHZ}	Output Disable delay	C _L =5pF R _L	R _L = 90 Ω		7	161	\\	57	12	ns	

Function Tables

E ₁	E ₂	1Y OUTPUTS	2Y OUTPUTS
н	н	Z	Enabled (Inverting)
Н	L	· Z	z
L	н	Enabled (Inverting)	Enabled (Inverting)
L	L	Enabled (Inverting)	z

'340

E ₁	E ₂	1Y OUTPUTS	2Y OUTPUTS
Н	Н	Z	z
н	L	z	Enabled (Inverting)
L	н	Enabled (Inverting)	z
L	L	Enabled (Inverting)	Enabled (Inverting)

'341


E ₁	E ₂	1Y OUTPUTS	2Y OUTPUTS				
Н	Н	Z	Enabled				
H	L	Z	Z				
L	Н	Enabled	Enabled				
L	L	Enabled	Z				

'344


E ₁	E ₂	1Y OUTPUTS	2Y OUTPUTS
Н	н	\$(2)	// z
H	L	z\ ´ `	Enabled
L	н ,	Enabled	
L	ُسلِ	Enabled	Enabled


75° C

Z = High impedance (output off).









^{*} Dead Band: The hysteresis is guaranteed at any operating temperature and voltage.

Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from:

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com