

SYA1232

Datasheet

LCOS Controller

Features

- Controls up to FHD (1920x1080) resolution panels
- Integrated frame buffer
- 24-bit RGB or YCbCr (444)
- Compatible with SYL2281, 1080p, .37" and SYL2282, 1080p, .55" display panels
- Supports color field rates up to 9 per frame
- I2C Interface
- · Optional direct SPI Flash interface
- Keystone correction

Overview

Syndiant's **SYA1232** LCOS controller is a high performance, low power, highly integrated display driver that converts video signals into an efficient format used by Syndiant's LCOS display panels.

Features include video formatting, gamma control, color field sequential panel control, integrated video frame buffer, illumination synchronization and modulation, keystone correction and others. The controller's high level of programmability and interface flexibility allows integration into a wide array of projection systems.




Figure 1: System Block Diagram

Revision History:

Syndiant Document #9D-2019-10

Date	Revision	Description
July 2018	V1.0	Initial Release



Table of Contents:

REVIS	SION HISTORY:	2
TABL	E OF CONTENTS:	3
1 S	YSTEM LEVEL FUNCTIONALITY	Δ
1.1	SYSTEM ARCHITECTURE	
1.2	VIDEO INPUT	
1.3	PANEL INTERFACE	
1.4	SPI FLASH INTERFACE	
1.5	GPIO	
1.5	ILLUMINATOR ENABLES	
1.7	EXTERNAL CRYSTAL RESONATOR CONNECTIONS.	
1.7	SUGGESTED PCB LAYOUT GUIDELINES	
2 I2	2C COMMAND DEFINITION	7
2.1	COMMAND FORMAT FOR I2C WRITES	7
2.2	COMMAND FORMAT FOR I2C READS	7
2.3	COMMAND OPERATION DESCRIPTIONS:	8
2.	.3.1 Status and Informational commands:	8
2.	.3.2 Mode selection and control commands:	
2.	.3.3 Peripheral Configuration and Control Commands:	
2.	.3.4 Image Processing and enhancement commands:	
2.	.3.5 Table Upload commands:	
2.	.3.6 Miscellaneous commands:	20
3 E	CLECTRICAL SPECIFICATIONS	25
3.1	ABSOLUTE MAXIMUM RATINGS	25
3.2	DC ELECTRICAL SPECIFICATIONS	
3.3	ESD RATING	
3.4	Power Up/Down	
3.5	VIDEO INPUT INTERFACE SPECIFICATIONS	
3.6	PANEL INTERFACE OUTPUT TIMING	
	ACKAGE AND SIGNAL DEFINITION	
4.1	SIGNAL DESCRIPTION	
4.2	PACKAGE MECHANICAL DIMENSIONS	
4.3	ASSEMBLY RECOMMENDATIONS	35
5 P.	ART ORDERING INFORMATION	37



1 System Level Functionality

The SYA1232 LCOS controller is a high performance, low power, highly integrated system-on-chip that converts video signals into a proprietary format used by Syndiant LCOS display panels. It is designed to interface directly with peripheral devices needed in a typical projection system and supports either an RGB or YCbCr digital video input. Video input via MIPI and LVDS interface is also supported. The SYA1232 includes a display controller, power management and video input processing circuitries, SPI and I2C, and illumination control circuitry. It also integrates a frame buffer and configuration memory to reduce pin count and board space.

The SYA1232 is supported by software tools, application specific firmware, utilities and libraries, etc. that enhance the projected display, facilitate hardware and software development, minimize engineering development efforts and shorten the product's time to market.

This document gives details of the SYA1232 controller architecture, outlines supported features, gives a brief description of the functionality of each major module, details the operating modes, defines the control registers, and describes the overall usage to provide technical information suitable for design, software, and test engineers.

1.1 System Architecture

Figure 1 (page 1) illustrates a typical system using the SYA1232 LCOS Controller.

Figure 2 below shows the major SYA1232 LCOS Controller internal blocks. The following sections describe the features available in the SYA1232.




Figure 2: SYA1232 Controller block Diagram

Notes:

 The processor subsystem includes a processor, memory and peripherals suitable for controlling the hardware within the LCOS Controller and is not intended to be user programmable.

1.2 Video Input

The SYA1232 controller supports 720p and 1080p input resolutions and auto-detects for both activity and frequency. The built-in scaler is flexible enough to either adjust the input to fill the display or create a sub-image based on user settings. Basic keystone correction can also be applied.

- 720p (1280 x 720)
- FHD (1920 x 1080)



The input timing is flexible and supports frame rates from 10 Hz to 75 Hz with a maximum pixel clock rate of 148.5 MHz. In addition to standard 24-bit RGB (RGB888) data, the video input can also support parallel YCbCr444. Color space conversion and basic deinterlacing are available to support these modes. Other video processing features including brightness, contrast and saturation controls are available as well as gamma correction. This allows the system designer the option of using the red, green and blue illuminators together to create a white color field in addition to the primary colors resulting in enhanced brightness and efficiency.

1.3 Panel Interface

The video output interface to the LCOS panel is flexible enough to enable power/performance trade-offs when using different display modes. The limits on the color field rates and ratios for each color are defined by the algorithm used. The typical duty cycle adjustment range is from 10% to 60% per color with field rates from 3 to 9 color fields per frame. For customization of these parameters including reduced power LC drive algorithms please contact Syndiant directly for support.

1.4 SPI flash Interface

The SPI flash interface is designed to allow initial configuration to be loaded quickly from an external SPI flash device. This feature also allows multiple configurations to be loaded quickly from flash on mode change requests from a system host processor. A recommended 8MBit flash chip is the Winbond W25Q80DVSNIG.

The specific location of the data within the flash is flexible and can be defined by user command (see page 19) using a configuration block. The Config Block is a series of address pointers used by the SYA1232 to identify the starting point in flash for various blocks of data. The diagram below illustrates one possible configuration identifying application code necessary to support user commands, storage space for splash screen data and several other blocks used to form a display "Mode". When the user selects a "Bank" to load, one selection from each of these are loaded together to create the display "Mode" desired. In particular, a selection from the Schedule, ReGamma, Gamma and Register Banks makes up a display "Mode".

0x0F FFFF	(for W25Q80 or W25X80)
0x07 C000	Application Code (SYA1232 or SYA1311)
	Index 0-7
0x01 9000	Schedule
	Index 0-7
0x01 1000	ReGamma (4 x 256 x 32 bits each -> 1 sector for each index)
	Index 0-7
0x00 9000	Gamma (3 x 256 x 16 bits each -> 1 sector for each index)
	Index 0-7 (Index 8 and above are in ROM and cannot be addressed in flash)
0x00 1000	Configuration/register Settings (1 sector for each index)
0x14	ROM version, 0x0001
	Config Block; pointers for start address Gam, RGM, SCH, Ssize, Reserved, APP
0	0xB0 = 00009000, 00011000, 0019000, 0600, 00049000, 07C0

Note: The Black outline indicates blocks that can be moved by changing the Config Block (command 0xB0)

1.4.1 Bypassed SPI flash Interface mode (ROM only)

The SPI flash interface is optional. The boot from flash option can be bypassed by using a pull-down instead of a pull-up connected to Flash CS. This results in a slightly reduced set of valid I2C commands and features as follows.

- Projector powers down with no video source, (boots to 0x16 = 0x03)
- No Splash screen support, Affects registers 0x10,0x16
- No GPIO[1:0] PWM support, No support for register 0x3B
- No Flash control 0xB0 0xB6



1.5 **GPIO**

Up to eight general purpose input/output pins may be used to access and control peripheral devices.

1.6 Illuminator Enables

Three (RGB) illuminator enables provide synchronization for LED or Laser illuminators. Optional user-configurable PWM may also be added on top of the enable signals to independently control power to each illuminator.

The frequency of each of the LED enable signals is the number of color fields times the frame sync input. For example for a 6 color field schedule GRGBGR with 60Hz Frame sync. The Green enable is 3 * 60 = 180 Hz, the red is 2 * 60 = 120 Hz, and the blue is 1 * 60 = 60Hz.

The minimum value for the PWM on the enable signals is panel clock divided by 16, the typical set value is 10KHz.

1.7 External Crystal Resonator Connections

Typical connection of an external crystal resonator to the oscillator cell is shown in figure below. External circuit parameters (Rfb, Rd, CIN, COUT) depend on manufacturer specifications for the specific crystal used. Refer to the SYA1232 Reference Design Schematic for an example of this circuit and device selection.




Figure 3 Typical Crystal Resonator Connections

1.8 Suggested PCB Layout Guidelines

Since the panel interface is a critical system interface it is recommended that the following layout guidelines be followed to optimize the interface timing between the SYA1232 and the LCOS panel.

- Trace Widths: Outer layers 0.125mm (.005"), inner layers 0.100mm (.004")
- Trace/trace spacing: Top side routing to ASIC escape (no vias): trace spacing 0.1-0.125mm(1x).
- Length matching and 50 Ohms impedance matching for panel interface signals (P_DATA[31:0], P_CMD, P_DVLD and P_CLK)
- Add a 10 ohm, ¼ watt, 1% series termination resistors on all panel interface signals placed close to the SYA1232 outputs.
- The absolute length (ASIC PCB + ASIC Connector + Flex Cable + Panel Connector + Panel PCB) shall be less than or equal to 5.5"
- Strip line design for the Flex cable is recommended.



2 I2C Command Definition

An I2C slave interface allows a system host controller to communicate with the SYA1232 controller. This I2C bus can be used to configure or monitor operation of the SYA1232.

Key features of the SYA1232 I2C interface are listed below:

- Conforms to version 2.1 of the I2C specification.
- 400kb/s maximum speed
- Slave address 0x67 or 0x77 selectable by (FIELD/) I2C_SEL pin

2.1 Command format for I2C writes

Figure 4 shows an example of writing a command to the SYA1232 via I2C. The first byte of the transaction is the slave address for the controller and direction flag (LSB, write=0). This value can be set in hardware by tying the I2C_SEL signal High - 0xEE (1110 111x b) or Low - 0xCE (1100 111x b). In the example, the 7-bit address is 0x77 (0xEE with direction flag appended). The second byte is the command ID within the controller that will be written. In the example, data 0x07 is the data associated with the command 0x10 (projection mode). The commands of the SYA1232 use a variable number of data bytes.




Figure 4: I2C Format for Writing Registers

Where:

- START = I2C Start protocol
- ACK = I2C Acknowledge protocol
- STOP = I2C Stop protocol

2.2 Command format for I2C reads

A read operation consists of two I2C transactions; a write (direction flag = 0) of the address of the command ID of interest within the controller followed by a read (direction flag = 1) of the expected number of bytes. In the example shown in Figure 5, data 0x07 is read from command address 0x10. The first byte of the write operation is the slave address for the controller and direction flag for the write (0xEE with direction flag appended). The second byte is the address for the command ID that will be read. After this, either a restart or stop then start condition is issued before the slave address is sent by the master again but with the direction flag = 0 (address = 0xEF with direction flag). The next byte(s) are the data read from the SYA1232 – in this case 0x07 which is the value of command 0x10. The number of bytes varies by command.




Figure 5: I2C Format for Reading Registers

Where:

- START = I2C Start protocol
- ACK = I2C Acknowledge protocol
- NACK = I2C Not-Acknowledged protocol
- STOP = I2C Stop protocol



2.3 Command Operation Descriptions:

The following sections describe each of the I2C commands in detail. Default values are provided for reference only and are user configurable with an external flash. The values are denoted in binary unless described with '0x' prefix (hex notation). Grayed out default values are dependent on system configuration or inputs.

2.3.1 Status and Informational commands:

		otion					Bytes
	Status:						
		Byte	Bits	Typical	Description		
		[3]	[7:4]	0	0 = External video 1 = MIPI 2 = Splash Screen (future implementation) 3 = Internal Test Pattern 4-6 = Reserved 7 = No Video input		
			[3:0]	9	Video Input auto-set state machine state: 0 = initialization (no video) 1-8 = transitioning 9 = Displaying video (idle)		
		[2]	[7:0]	00	Reserved		
		[1]	[7]	0	Reserved		
			[6]	0	Reserved		
0			[5]	0	Vsync timer expired		4
ĸ			[4]	0	Panel interface error		4
			[3]	0	Missing DE		
			[2]	0	Syncs missing		
			[1]	0	Status change		
			[0]	0	Video lost		
			[7]	0	Missed schedule write		
			[6]	0	Invalid I2C read command		
			[5]	0	Invalid I2C write command (stop occurred that did not go with cmd)		
		[0]	[4]	0	Invalid app code pointer found in flash		
			[3]	0	I2C write data wrong size		
			[2]	0	Panel register read timeout		
			[1]	0	Incorrect app code flag in flash		
			[0]	0	App code load from flash failed		
	R		[3]	R Byte Bits [7:4] [3] [2] [7:0] [7] [6] [5] [4] [3] [2] [1] [0] [6] [5] [0] [4] [3] [2] [1] [1] [1]	R Syte Bits Typical	Byte Bits Typical Description Current video source: 0 = External video 1 = MIP [7:4] 0 2 = Splash Screen (future implementation) 3 = Internal Test Pattern 4-6 = Reserved 7 = No Video input Video inpu	Byte Bits Typical Description

	Read F	irmware	Versior	າ (hex – rea	dable):		
		Byte	Bits	Default	Description		
		[9:8]	[15:0]	0x2013	App code Year		
		[7]	[7:0]	0x05	App code Month		
		[6]	[7:0]	0x01	App code Day		
		[5]	[7:0]	0x02	App code Version		
		[4:3]	[15:0]	0x2011	ROM code Year		
0x09		[2]	[7:0]	0x10	ROM code Month		10
		[1]	[7:0]	0x11	ROM code Day		
		[0]	[[7:4]	0x00	Reserved		
		[0]	[3:0]	0x02	Package type: 00,01 = Reserved 02 = SYA1232 03 = S YA1311 04-07 = Reserved		



CMD	Dir.	Description				Bytes
0x0B	W	(processor) da	l must b ta with a rom flas	e sent afte a newly loa h since it i	er loading a new schedule to synchronize ARC aded schedule. This is not required when loading is automatically performed by firmware at that time. 00). Description Reserved	1
		Read Video In	put Stat		ary:	
		Byte	Bits	Default	Description	
			[7:3]	00	Reserved	
		[40]	[2]		Vertical sync polarity	
		[42]	[1]		Field value	
			[0]		Horizontal sync polarity	
		[41:39]	[7:0]		Vertical sync width	
		[38:36]	[7:0]		Vertical sync period	
		[35:33]	[7:0]		Vertical sync period [in System Clocks]	
		[32:31]	[7:0]		Vertical sync to Horizontal sync [in pixel clocks]	
		[30:28]	[7:0]		Vertical sync to field [pixels]	
		[27:26]	[7:0]		Horizontal sync width	
		[25:24]	[7:0]		Horizontal sync period [in pixel clocks]	
0x0C	R	[23:22]	[7:0]		Horizontal sync period [in System Clocks]	43
UXUC	K	[21:20]	[7:0]		Total lines per frame	43
		[19:18] [17:16]	[7:0] [7:0]		Horizontal front porch Horizontal back porch	
		[15:14]	[7:0]		Vertical front porch	
		[13:12]	[7:0]		Vertical back porch	
		[11:10]			Actual pixels per line	
		[9:8]	[7:0]		Actual lines per frame (based on Horizontal sync)	
		[7:6]	[7:0]		Actual pixels per line (based on Data Enable)	
		[5]	[7:0]		Minimum Red level	
		[4]	[7:0]		Maximum Red level	
		[3]	[7:0]		Minimum Green level	
		[2]	[7:0]		Maximum Green level	
		[1]	[7:0]		Minimum Blue level	
		[0]	[7:0]		Maximum Blue level	



2.3.2 Mode selection and control commands:

CMD	Dir.	Description							
		Capture Ir	nput vid	eo timir	ng paramete	ers for quickboot.			
					Descript	ion			
		Byte	Bits		Везопри				
		[0]	[7:2]		Reserved			
0x0D	W						1		
OXOD	, vv			[1]	Qu	uickboot Enable	'		
				[0]	Quickb	oot Settings capture			
					from cu	rrent incoming video			
		Projectio	n Mode	e:					
			Byte	Bits	Default	Description			
				[7]	0	Panel Off			
				[6]	0	Freeze Image (presentation mode)			
						Video Protocol: 00 – RGB888			
				[5:4]	00	01 – YCbCr444			
0x10	R/W					10 – Reserved 11 – Reserved	1		
0.10	10,00		[0]	[3]	0	Reserved	'		
						Video Input bus select: 000 – External RGB			
						001 – MIPI/LVDS			
				[2:0]	000	010 – Splash Screen (future implementation) 011 – Internal Test Pattern			
						111 – Power Down Mode – Panel off and all but I2C power down (min power)			
						others – Reserved			
					. /61				
		Horizonta				,			
		l	Byte	Bits	Default	Description Library 14 Eliza			
0x11	R/W		[0]	[7] [6:0]	000 0000	Horizontal Flip Horizontal offset (signed, 2's complement format)	1		
		NOTE: The				ds on the schedule being used and resolution of the input.			
		Invalid settings will cause the image to become unstable.							
		Vertical I	mage	positior	n/flip:	,			
		ı	Byte	Bits	Default	Description			
0x12	R/W		[0]	[7]	0	Vertical Flip	1		
		NOTE: The	[0]	[6:0]	000 0000	Vertical offset (signed, 2's complement format) ds on the schedule being used and resolution of the input.			
		Invalid setti	ings will	cause th	e image to b	ecome unstable.			
		Input Sca	aling C	onfigur	ation to so	cale input to output video data:			
		E	Byte	Bits	Default	Description			
			-	[7:2]	0000 00	Reserved	_		
0x13	R/W					Scale Mode: 00 = Original (no scale)	1		
			[0]	[1:0]	01	01 = Panel size (720p or 1080p) 10 = Scaled to max while maintaining aspect ratio of			
				-		input			
						11 = Reserved			



		Sync s	ource s	election	:			
			Byte	Bits	Default	Description		
0x14	DΛΛ	R/VV	[0]	[7:1]	0000 0000	Reserved		1
0.714	UX 14 R/VV		[0] [0]	[0]	0	0 = Use external syncs		
				U	1 = Generate DE based on Command 0x15			
		Note: T	he settin	igs for int	ernal Data	Enable must be configured using command 0x15.		

CMD	Dir.	Description					Bytes
		Internal DE C	onfig:				
		Byte	Bits	Default	Description		
		[7]	[7:3]	0000 0	Reserved		
		[.]	[2:0]	0x000	X Resolution (11-bits)		
		[6]	[7:0]	олооо	A Troopidion (TT bits)		
		[5]	[7:2]	0000 00	Reserved		
		[0]	[1:0]	0x000	Horizontal delay [clks]		
0x15	R/W	[4]	[7:0]	олооо	Tionzonial dolay [circo]		8
		[3]	[7:2]	0000 00	Reserved		
		[0]	[1:0]	0x000	Y resolution		
		[2]	[7:0]	0,000	1 ICSOIDED		
		[4]	[7:2]	0000 00	Reserved		
		[1]	[1:0]	0,,000	Vertical delevilines		
		[0]	[7:0]	0x000	Vertical delay [lines]		
					using command 0x14 before these settings will		
		be applied to the					
		Input Loss Co	•				
					of video input signal (Vsync), internal syncs		
					This command allows the user to select which		
		0x10 mode se	rojection mode will be used (similar to using the manual command de setting)				
		Byte	Bits	Default	Description	1	
			[7:2]	0	Reserved		
		[0]	[1:0]	1	Mode selection (see below)		
0x16	R/W						1
		[1	1:0]	Mode Se	lection		
				Splash Screen (future implementation)			
			00b (0d)		Internal Test Pattern (Default)		
		016	o (1d)		,		
		10k	(2d)	Reserved			
		111	o (3d)	Power Do	own Mode		
		MIPI/LVDS V	ideo Inpu	t Configu	ration:		
				•	ace to properly interpret input data.		
		Byte	Bits	Default	Description		
		Буте		Derauit	1=LVDS mode enable		
0x18	R/W		[7]		0=MIPI mode enable		
	, ••		[6:3]	0	Reserved Number of MIPI Clock Lanes used:		
		[3]		U	000=4 lanes (Default)		1
			[2:0]		001 = 1 Lane		
					 100 = 4 lanes		
<u> </u>	<u> </u>	LL	1	<u> </u>	100 - 1101100		<u> </u>



CMD	Dir.	Descr	iption				Bytes		
			[2:0]	[23:0]		24-bits; MIPI Clock Lane Frequency =			
			[2.0]	[20.0]		frequency [kHz] x 1024			
			lt = 0x04 pport 10		; 4 lanes	and clock lane frequency of 482Mhz which			
		Test P	attern (Generator	r [TPG] S	election:			
		When no video input is available the currently configured TPG will be							
		selecte		matically.					
			Byte	Bits	Default	Description			
			[0]	[7:4]	0x0	Reserved			
		<u> </u>		[3:0]	0x0	TPG selection (see below)			
			d						
		0x1			Color Bar				
0x1A	R/W	0x2			Vertical L	ines	1		
				0x3	Horizonta	I Lines			
				0x4	Grid				
				0x5	Diagonal	Lines			
				0x6	Checkerb	oard			
				0x7	Vertical R	amp			
				0x8	Horizonta	ıl Ramp			
				others	Reserved				
		Note: A	\ppropria	ate configu	rations for	commands 0x1B, 0x1C, 0x1D and 0x1E need to			
			Border C	ch TPG se Config:	election.	· · · · · · · · · · · · · · · · · · ·			
					56.11				
			Byte	Bits	Default	Description			
			Byte	Bits [7:6]	00	Description Border Color (see table)			
			Byte [0]						
∩v1₽	RΛΛ/			[7:6] [5:0]	00 0000	Border Color (see table) Border Width	4		
0x1B	R/W			[7:6] [5:0]	00 00 0000 Border C	Border Color (see table) Border Width	1		
0x1B	R/W			[7:6] [5:0] [1:0] 00	00 00 0000 Border C	Border Color (see table) Border Width Color Color = Black	1		
0x1B	R/W			[7:6] [5:0]	00 00 0000 Border Co Border Co	Border Color (see table) Border Width Solor Dior = Black Dior = White	1		
0x1B	R/W			[7:6] [5:0] [1:0] 00 01	00 00 0000 Border Co Border Co Border Co	Border Color (see table) Border Width Color Color = Black	1		
0x1B	R/W			[7:6] [5:0] [1:0] 00 01 10	00 00 0000 Border Co Border Co Border Co	Border Color (see table) Border Width Color Color = Black Color = White Color = C1 (0x1C)	1		
0x1B	R/W	TPG ([7:6] [5:0] 00 01 10 11	00 00 0000 Border Co Border Co Border Co	Border Color (see table) Border Width Color Color = Black Color = White Color = C1 (0x1C)	1		
0x1B	R/W	TPG C	[0]	[7:6] [5:0] 00 01 10 11	00 00 0000 Border Co Border Co Border Co	Border Color (see table) Border Width Color Color = Black Color = White Color = C1 (0x1C)	1		
	R/W	TPG C	[0] Color 1 (Byte [2]	[7:6] [5:0] [1:0] 00 01 10 11 Config: Bits [7:0]	Border Co Border Co Border Co Border Co Border Co Border Co	Border Color (see table) Border Width Solor Color = Black Color = White Color = C1 (0x1C) Color = C2 (0x1D) Description Red value (0-255)			
0x1B 0x1C		TPG C	[0] Color 1 ([7:6] [5:0] [1:0] 00 01 10 11 Config: Bits	Border Co Border Co Border Co Border Co Border Co	Border Color (see table) Border Width Color Color = Black Color = White Color = C1 (0x1C) Color = C2 (0x1D) Description	3		



CMD	Dir.	Description	n				Bytes			
0x1D	R/W	TPG Color	2 Config:							
		Byte	Bits	Default	Description		2			
		[2]	[7:0]	0x00	Red value (0-255)		3			
		[1]	[7:0]	0x00	Green value (0-255)					
		[0]	[7:0]	0x00	Blue value (0-255)					
		TPG Size	TPG Size Config:							
		Byte	Bits	Default	Description					
0x1E	R/W	[1]	[7:0]	0x00	Size Component (0-255)		2			
		[0]	[7:0]	0x00	Size Component (0-255)					
		TPG Reso	ution:							
		Byte	Bits	Default	Description					
0x1F	R/W	[3:2]	[7:0]	0500	11-bit Horizontal Resolution [pixels]		4			
		[1:0]	[7:0]	02D0	11-bit Vertical Resolution [pixels]					

2.3.3 Peripheral Configuration and Control Commands:

CMD	Dir.	Description				Bytes
0x30	R/W	Red Illuminato Byte [3] [2] [1] [0]	Bits [7] [6:4] [3:0] [7:0] [7:4] [3:0] [7:0]	Default	Description Enable Reserved Turn-On Delay [12-bit, in µs] Reserved Turn-Off Delay [12-bit, in µs]	4
0x31	R/W	Green Illumina Byte [3] [2] [1] [0] Note: 'Turn-Off' n	Bits [7] [6:4] [3:0] [7:0] [7:4] [3:0] [7:0]	Default	Description Enable Reserved Turn-On Delay [12-bit, in µs] Reserved Turn-Off Delay [12-bit, in µs]	4
0x32	R/W	Blue Illuminat Byte [3] [2] [1] [0] Note: 'Turn-Off' n	Bits [7] [6:4] [3:0] [7:0] [7:4] [3:0] [7:0]	Default	Description Enable Reserved Turn-On Delay [12-bit, in μs] Reserved Turn-Off Delay [12-bit, in μs]	4



CMD Dir. Description **Bytes** Red Channel PWM Configuration: Byte Bits Default Description [7:2] 0000 00 Reserved R/W 0x36 2 [1] [1:0] 0x000 Red Illuminator PWM percentage (1023=100%). [0] [7:0] If no desaturation is required the PWM for colors other than Red should be set to 0. Green Channel PWM Configuration: Default Byte Bits Description 0000 00 Reserved [7:2] 0x37 R/W [1] 2 [1:0] 0x000 Green Illuminator PWM percentage (1023=100%). [0] [7:0] If no desaturation is required the PWM for colors other than Green should be set to 0. Blue Channel PWM Configuration: Bits Default Description Byte [7:2] 000000 Reserved 0x38 R/W [1] 2 [1:0] 0x000 Blue Illuminator PWM percentage (1023=100%). [0] [7:0] If no desaturation is required the PWM for colors other than Blue should be set to 0. Illuminator PWM Frequency Configuration: Byte Bits Default Description Red Illuminator PWM Frequency target [kHz] [5:4] 0x000a [15:0] 0x3A R/W [15:0] 0x000a Green Illuminator PWM Frequency target [kHz] 6 [3:2] [1:0] [15:0] 0x000a Blue Illuminator PWM Frequency target [kHz] Note: Minimum frequency is 5kHz. GPIO Configuration (mode for each I/O): Byte Bits Default Description [7:0] 0 Reserved [2] GPIO 7 0 [7:6] [5:4] 0 GPIO 6 [1] [3:2] 0 GPIO 5 [1:0] 0 GPIO 4 [7:6]0 GPIO₃ [5:4] 0 GPIO 2 [0] 0x3C R/W 3 GPIO 1 [3:2] 0 GPIO 0 [1:0] 0 Bit Meaning 00 or 0 Static Input Static Output 01 or 1 10 Reserved (PWM) 11 Reserved (Alternate Function)

CMD	Dir.	De	scription	1				Bytes	
		GP	GPIO Read/Write Value (for static I/O):						
			Byte	Bits	Default	Description			
			[1]	[7:0]	0	Reserved			
	R/W	R/W		[7]	0	GPIO 7			
0x40						[6]	0	GPIO 6	
			[0]	[5]	0	GPIO 5			
			[0]	[4]	0	GPIO 4			
				[3]	0	GPIO 3			
				[2]	0	GPIO 2			



		[1]	0	GPIO 1		
		[0]	0	GPIO 0		ĺ
					<u>-</u> '	ı

2.3.4 Image Processing and enhancement commands:

CMD	Dir.	De	scription)			Bytes
		Co	ntrast:				
			Byte	Bits	Default	Description	
0x50	R/W		[2]	[7:0]	0x0A	Red Contrast = Value * 10 (0x0A => 1.0)	3
UXSU	IT/VV		[1]	[7:0]	0x0A	Green Contrast = Value * 10 (0x0A => 1.0)	3
			[0]	[7:0]	0x0A	Blue Contrast = Value * 10 (0x0A => 1.0)	
		Bri	ghtness:				
	R/W		Byte	Bits	Default	Description	
0x53			[2]	[7:0]	0x00	Red (signed, 2's complement formatted value)	3
0.000	IN/VV		[1]	[7:0]	0x00	Green (signed, 2's complement formatted value)	3
			[0]	[7:0]	0x00	Blue (signed, 2's complement formatted value)	
		Sa	turation: (uses CS	SC table)		
0x56	R/W		Byte	Bits	Default	Description	1
0,50	17/ 7 7		[0]	[7:0]	0x0A	= Value * 10 (0x0A => 1.0)	'
CMD	Dir.		scription				Bytes
		Ga	mma Coi	nfig:			
			Byte	Bits	Default	Description	
				[7:2]	0010 00b	Reserved	
0x57	R/W		[1]	[1:0]	10	Gamma Type Selection: 00 = Downloaded Table 01 = ITU-R BT.709 10 = Power Law (using Byte 0) 11 = Reserved	2
			[0]	[7:0]	0x16	Power Law Gamma Curve = Value * 10 (0x16 = power 2.2)	
						of 'Downloaded Table' requires that a custom table is 0x80, 0x81 and 0x82.	



CMD	Dir.	Description	1				Bytes
05	<u> </u>	Color Space		nent Confi	ia.		Dytoo
		Byte	Bits	RGB*	YCbCr*	Description	
			[7]		1	4:2:2 to 4:4:4 conversion enable	
			[6]		1	Edge Compensation Enable	
						Input Chroma order for 4:2:2 input:	
			[5]		1	0 = Cb first	
						1 = Cr first	
			[4]		1	Flip MSB of Blue for 4:2:2 signed offset	
		[1]	[3]	0	0	correction (0=no change) Reserved	
		[,,]	[o]	0	0	Red input sign mode:	
			[2]	0	1	0 = unsigned	
						1 = signed	
						Red offset:	
			[1]	0	1	0 = Subtract 16 from Red input	
						1 = Flip MSB of Red	
			[0]	0	1	Red offset enable (0=disable bit 1)	
0x59	R/W		[7]	0	0	Reserved Green input sign mode:	2
			[6]	0	0	0 = unsigned	
			[O]			1 = signed	
						Green offset:	
			[5]	0	0	0 = Subtract 16 from Red input	
						1 = Flip MSB of Red	
		[0]	[4]	0	1	Green offset enable (0=disable bit 5)	
			[3]	0	0	Reserved	
			[0]	0	4	Blue input sign mode:	
			[2]	0	1	0 = unsigned 1 = signed	
						Blue offset:	
			[1]	0	1	0 = Subtract 16 from Blue input	
						1 = Flip MSB of Blue	
			[0]	0	1	Blue offset enable (0=disable bit 1)	
						d 0xd717 for YCbCr projection mode. These	
						ommand selection (0x10)	
						= \$2.8, Offsets = \$9.6)	
		Byte	Bits	RGB*	YCbCr*	Description	
		[23:22]	[7:0]	0x0100	0x0199	Coefficient RC ₁ (see below)	
		[21:20] [19:18]	[7:0] [7:0]	0x0000 0x0000	0x012a 0x0000	Coefficient GC ₁ (see below) Coefficient BC ₁ (see below)	
		[17:16]	[7:0]	0x0000	0x0000	Coefficient RC ₂ (see below)	
		[15:14]	[7:0]	0x0100	0x012a	Coefficient GC ₂ (see below)	
		[13:12]	[7:0]	0x0000	0x079c	Coefficient BC ₂ (see below)	
		[11:10]	[7:0]	0x0000	0x0700	Coefficient RC ₃ (see below)	
		[9:8]	[7:0]	0x0000	0x012a	Coefficient GC ₃ (see below)	
		[7:6]	[7:0]	0x0100	0x0205	Coefficient BC ₃ (see below)	
0x5A	R/W	[5:4]	[7:0]	0x0000	0x0000	Red Offset C _r (see below)	24
UNUM	17,44	[3:2]	[7:0]	0x0000	0x0000	Green Offset C _g (see below)	27
		[1:0]	[7:0]	0x0000	0x0000	Blue Offset C _b (see below)	
			$\lceil RC \rceil$	$G = GC_1$	BC_1	$\lceil R \rceil \lceil C \rceil \lceil Output \rceil$	
			RC	$C_2 GC_2$	$BC_2 \mid X$	$ G + C_g = Output_g $	
			D	CC	$_{PC}$	$\begin{bmatrix} R \\ G \\ B \end{bmatrix} + \begin{bmatrix} C_r \\ C_g \\ C_b \end{bmatrix} = \begin{bmatrix} Output_r \\ Output_g \\ Output_b \end{bmatrix}$	
						device. One for RGB input mode and another	
					are autom	atically addressed based on the Projection	
		Mode (comm	and 0x10)).			



CMD	Dir.	Description	1			Bytes
		Interlace Co	nfigurati	ion:		
		Byte	Bits	Default	Description	
			[7:5]	000	Reserved	
			[4]	0	Field Polarity	
			[3:2]	00	Reserved	
					Mode (internal Field generation):	
	D 447	[0]	[4]	0	0 = Field signal toggles with Vsync	
0x5C	R/W	[O]	[1]	0	1 = Field signal generated by Vsync occurring within a	1
					window of time from Hsync	
					Internally Generated Field signal:	
			[0]	0	0 = Use External Field signal	
					1 = Use Internally Generated Field signal	
		rate/schedu	le		able control for enhancing image based on frame	
		Byte	Bits	Default	Description	
			[7]	0	Reserved	
			[6]	0	Watchdog disable	
0x5F	R/W		[5]		Reserved	1 1
		[0]	[4]	0	0=Regamma computation OFF 1=Regamma computation ON	
		[0]	[3]	0	Reserved	
			[2]	0	SYL2271 mode enable	
			[1]	0	External frame buffer enable	
			[0]	0	Reserved	

CMD	Dir.	Description	1			Bytes			
0x61	R/W	White Point Adjustment / Field Duration Selection: User requested percentage of each color within the video frame time. Duration of an individual color field equals the percentage of that color divided by the number of scheduled fields displayed. The last color field receives any remaining time if the total percentage is <100%. Byte Bits Default Description							
		[5:4]	[15:0]	20.000	Red field(s) percentage of frame [%/100 * 1024]				
		[3:2]	[15:0]		Green field(s) percentage of frame [%/100 * 1024]				
		[1:0]	[15:0]		Blue field(s) percentage of frame [%/100 * 1024]				
		Minimum Field Duration:							
		Byte	Bits	Default	Description				
		[5:4]	[15:0]		Red field(s) percentage of frame [%/100 * 1024]				
0x62	R	[3:2]	[15:0]		Green field(s) percentage of frame [%/100 * 1024]	6			
		[1:0]	[15:0]		Blue field(s) percentage of frame [%/100 * 1024]				
		If the total	l ≥ 100%, r	no adjustmen	nt is possible with the current schedule.				
0,462	R	Actual Field	Duration	n:		6			
0x63	K	Byte	Byte Bits Default Description	6					



CMD	Dir.	De	scription	1				Bytes
			[5:4]	[15:0]	Red field(s) p	percentage of frame [%/100 * 1024]		
			[3:2]	[15:0]	Green field(s) percentage of frame [%/100 * 1024]		
			[1:0]	[15:0]	Blue field(s)	percentage of frame [%/100 * 1024]		
		May be slightly < 100% but can be used to verify change requests to the DC.						

CMD	Dir.	Description	า			Bytes			
		Panel interfa							
		Determines	how ago		set the panel clock vs dark time.				
		Byte	Bits	Default	Description				
0x68	R/W	[2]	[1:0]	00	Panel Clock Optimization: 0 = Maximize brightness 1 = balanced 2 = Minimize power	3			
		[1:0]	[15:0]	0x0c95	Maximum Frequency selection: 0x0C95 = Max Freq x 32, (100MHz) 0x10C0 = 134MHz				
		This settir	ng will affe	ct the minim	um duty cycle (command 0x62).				
		Keystone C	orrectior	า:					
0x6A	R/W	Byte	Bits	Default	Description	2			
UNUA	1 1 / V V	[1:0]	[15:0]	0x0000	Angle * 10				
		(signed va	(signed value, range -30.0 to 30.0 degrees)						
		Keystone C							
		Byte	Bits	Default	Description				
		[4]	[7]	0	Reserved				
		[1]	[6:0]	0x33	Keystone Throw Ratio * 10 0x33 = 5.1, (Range = 1.0 to 10.0)				
		[0]	[7:3]	0000	Reserved				
		[0]	[2:0]	0000	Alignment mode (see below)				
				Bits	Alignment mode				
0x6B	R/W			000	Far Edge	2			
				001	Near Edge				
				010	Center [default]				
				011	Тор				
				100	Bottom				
				101	Stretch (keeps max panel lines)				
				110-111	Reserved				
					·				



2.3.5 Table Upload commands:

CMD	Dir.	Description			Bytes					
		<u> </u>								
		Red Gamma table:								
		Accesses the red gan	mma tabl	e in the controller memory.						
0x80	R/W		Default	Description	512					
		[511:510] [15:0]		Gamma entry 0						
		[15:0] [1:0] [15:0]		Gamma entry 255						
		13 bits each entry		Garrina Chity 200						
		Green Gamma table:								
		Creen Camina table.								
		Accesses the green g	gamma ta	able in the controller memory.						
			Default	Description						
0x81	R/W	[511:510] [15:0]		Gamma entry 0	512					
		[15:0]								
		[1:0] [15:0]		Gamma entry 255						
		13 bits each entry								
		Blue Gamma table:								
		Accesses the blue ga	amma tab	ble in the controller memory.						
0x82	R/W	Byte Bits	Default	Description	512					
0,02		[511:510] 15:0]		Gamma entry 0	012					
		[15:0]								
		[1:0] [15:0]		Gamma entry 255						
		13 bits each entry	na tabla i	40 m 0 m 0 m n						
		Upload Red ReGamn	na table	to memory.						
		Byte Bits D	Default	Description						
0x83	R/W	767:765 -	Joidan	ReGamma entry 0	256 x 3					
					= 768					
		2:0 -		ReGamma entry 255						
		21 bits each entry								
		Upload Green ReGan	mma tabl	e to memory:						
		Byte Bits D	Default	Description						
		767:765 -	Jerault	ReGamma entry 0	256 x 3					
0x84	R/W				= 768					
		2:0 -		ReGamma entry 255						
		21 bits each entry								
		Upload Blue ReGamr	ma table	to memory:						
		Byte Bits D	Default	Description						
		767:765 -	Derauit	ReGamma entry 0	256 x 3					
0x85	R/W				= 768					
		2:0 -		ReGamma entry 255						
		21 bits each entry								



2.3.6 Miscellaneous commands:

CMD	Dir.	Description	Bytes						
		Watchdog disable - Not saved to flash.							
0x91	R/W	Byte Bits Description	1 1						
	FX/VV	[7:1] Reserved	!						
		[0] [0] Disable Watchdog							
0x92	R/W	Watchdog reset count. The boot sequence will increment this count by 1. Count can be set to 0 by writing to this command. Otherwise it will start with undetermined value. Byte Bits Description [1:0] [15:0] Reset Count	2						

		Dood/Mrite C	Config D	look from/to Flook						
				Block from/to Flash:						
				ss pointers used to position the start of each bank type in						
		flash. A read	d will up	date controller memory from flash and then read back these						
		loaded value	s over I	2C. A write will store this table to flash starting at location 0.						
		Byte Bit		cription						
		[19:16] [31	:0] Sta	rt address in flash for gamma tables						
		[15:12] [31		rt address in flash for regamma tables						
		[11:08] [31	:0] Sta	rt address in flash for schedules						
0xB0	R/W	[07:06] [15	ı Max	size of schedules in instructions	20					
		[07.00] [13	(100	nded up to next 256 byte page boundary)						
		[05:02] [31		rt address in flash of splash screen (future						
		[00.02] [01	- I imp	implementation)						
				rting page in flash (1 page = 256 bytes) for						
		[01:00] [15		location of the Application code.						
				ault = 0x0400; can only be changed after M spin						
			NO	νι σριτι						
-		Cove oversent		visting Made to Flesh						
				ration Mode to Flash:						
		Byte	Bits	Description						
			[7:4]	Reserved						
0xB5	W	[0]	[3:0]		1					
		[-]	[0.0]	Register Bank Index						
		WARNING: Saving to a Bank index beyond the capacity of the flash will result in								
		corruption of	corruption of the flash data.							
				Mode from Flash:						
		Byte	Bits	Description						
		2,10	[7:4]	Reserved						
0xB6	W		[3]		4					
UXDO	VV	[0]	[0]	2 = Flash	ı					
			[2:0]	Register Bank Index						
		WADNING: 4								
				from a Bank index beyond the capacity of the flash will result						
		in corruption	of the c	configuration and require a reset to recover.						



CMD	Dir.	Des	scription				Bytes		
0xBF	W	Ass Loa inte way mei	signs the rad Mode (lended poir to create	related so 0xB6) or nters and e more co ge. Typic	ices used for this mode: elated schedule, Gamma, and Regamma bank index that will be used when a xB6) or Save Mode (0xB5) command is issued. This command only sets the ters and does not actually access the flash immediately. It is intended as a more complex modes that resue existing banks, if desired, to optimize flash e. Typically the index for each bank will be the same as the register bank to ociated.				
• • • • • • • • • • • • • • • • • • • •			Byte	Bits	Description				
			Ī	[7]	Memory Type: 1=ROM, 0=Flash				
			[1]	[6:4]	Gamma index				
			ניו	[3]	Memory Type: 1=ROM, 0=Flash				
				[2:0]	ReGamma index				
				[7]	Memory Type: 1=ROM, 0=Flash				
			[0]	[6:4]	Schedule index				
			[0]	[3:0]	Reserved				

0xDC	W	 Jump to ARC application code: Must include 0 as data byte (DC00) After loading ARC application code by I2C into internal memory, this command sets the program counter to start execution of the code. (If the application code exists in flash memory, this command is not needed because the code will execute automatically.) 	1
------	---	--	---

CMD	Dir.	Description	on			Bytes
0xE0	R/W	Configure Byte	Panel Ter	mp Sensol Default Ob 000b 0000b	T I/F: Description Enable Temp Sensor Reserved Temp sensor range: 0 = min: 10 max: 70 1 = min: 5 max: 67 2 = min: 1 max: 58 4 = min: 21 max: 80 5 = min: 16 max: 75 6 = min: 10 max: 71 7 = min: 5 max: 66 8 = min: 32 max: 89 9 = min: 27 max: 84 10 = min: 21 max: 79 11 = min: 15 max: 74 12 = min: 55 max: 108 13 = min: 49 max: 103 14 = min: 42 max: 97 15 = min: 32 max: 92	1
		Configure	Panel Te	mperature	Sensor Interface:	
0xE1	R/W	Byte	Bits	Descriptio	n	2
OXE I	10,00		[7:0]	Maximum temperature [°C]		
		[0]	[7:5]	Reserve	ed	



CMD	Dir.	Description			Bytes
		[4]	Warm o	n boot enable	
		[3]	Reserve	ed	
		[2]		d warm enable	
		[1]		ield warm enable	
		[0]	Blue fie	ld warm enable	
0xE2	R	Read Panel Temp S A value of 0x80 ind		c] temperature sensor is disabled.	1
		Panel Voltage PWM	1 Control:		
				and brightness of the system due to LC biasing.	
		Byte Bits	Default	Description	
		[2] [7:4]	0xA	Red Voltage PWM setting	
		[3:0]	0xA	Green Voltage PWM setting	
0xE7	R/W	[1] [7:4]	0xA	Blue Voltage PWM setting	3
		[3.0]	0xA	Reserved er	
		[0] [7:0]	0x3C	PWM Frequency (in kHz – min 5kHz)	
				should be used as a fine adjustment after adjusting the nd 0xE9. The PWM frequency should not be changed	
		from the default.			
		Panel Charge Pump	Control:		
				and brightness of the system due to LC	
		biasing.			
		Byte Bits	Default	Description	
		[7]	1	Charge Pump Enable	
0xE9	R/W	[1] [6:0]	000 0000	Vbb voltage setting	2
		[7]	0	Reserved	
		[0] [6:0]	000 0000	Vpp voltage setting	
				bb to values different from each other will cause a	
				nay result in image retention.	
		Video Input Channe	I Mux:		
		Allows remapping of	f the video	input data busses to simplify PCB layout. By	
	I			= Red [R], CH2=Green [G], CH3=Blue [B].	
		Byte Bits	Default	Description	
		[7:3]	0000 0 b	Reserved	
		[0] [2:0]	000 b	Bus Mapping (see below)	
				-	
				CH1:CH2:CH3	
0xEA	R/W			Bus Mapping	1 1
OXL.			00		·
			00		
			01		
	I		01		
			10		
			10		
			11		
			11	1 Reserved	



-	•	•			Z LCO	S Controller Datasileet	
			Input Bit				1
		Allows	remapp			out data bits within each color channel.	
			Byte	Bits	Default	Description	
				[7]	0	Reserved	
			[11]	[6:4]	0x7	Red Bit 7 mapping (see table below)	
			[,,]	[3]	0	Reserved	
				[2:0]	0x6	Red Bit 6 mapping (see table below)	
				[7]	0	Reserved	
			[10]	[6:4]	0x5	Red Bit 5 mapping (see table below)	
				[3]	0	Reserved	
				[2:0]	0x4	Red Bit 4 mapping (see table below) Reserved	
				[7] [6:4]	0 0x3	Red Bit 3 mapping (see table below)	
			[9]	[3]	0	Reserved	
				[2:0]	0x2	Red Bit 2 mapping (see table below)	
				[7]	0	Reserved	
				[6:4]	0x1	Red Bit 1 mapping (see table below)	
			[8]	[3]	0	Reserved	*
				[2:0]	0x0	Red Bit 0 mapping (see table below)	
				[7]	0	Reserved	
			[-7]	[6:4]	0x7	Green Bit 7 mapping (see table below)	
			[7]	[3]	0	Reserved	
				[2:0]	0x6	Green Bit 6 mapping (see table below)	
				[7]	0	Reserved	
			[6]	[6:4]	0x5	Green Bit 5 mapping (see table below)	
			[O]	[3]	0	Reserved	
				[2:0]	0x4	Green Bit 4 mapping (see table below)	
				[7]	0	Reserved	
0xEB	R/W		[5]	[6:4]	0x3	Green Bit 3 mapping (see table below)	12
				[3]	0	Reserved	
				[2:0]	0x2	Green Bit 2 mapping (see table below)	
				[7] [6:4]	0 0x1	Reserved Green Bit 1 mapping (see table below)	
			[4]	[3]	0	Reserved	
				[2:0]	0x0	Green Bit 0 mapping (see table below)	
				[7]	0	Reserved	
				[6:4]	0x7	Blue Bit 7 mapping (see table below)	
			[3]	[3]	0	Reserved	
				[2:0]	0x6	Blue Bit 6 mapping (see table below)	
				[7]	0	Reserved	
			[2]	[6:4]	0x5	Blue Bit 5 mapping (see table below)	
			ا ا	[3]	0	Reserved	
				[2:0]	0x4	Blue Bit 4 mapping (see table below)	
				[7]	0	Reserved	
			[1]	[6:4]	0x3	Blue Bit 3 mapping (see table below)	
				[3]	0	Reserved	
				[2:0]	0x2	Blue Bit 2 mapping (see table below)	
				[7]	0 0x1	Reserved Blue Bit 1 mapping (see table below)	
			[0]	[6:4] [3]	0 0	Reserved	
				[2:0]	0x0	Blue Bit 0 mapping (see table below)	
				[2.0]		_ =:== = inapping (ood table below)	
					hit r	mapping	
\ \						s to input bit 0	
						s to input bit 1	
				1	11 map	s to input bit 7	



		Panel Clo	ock Delay	Conrol:			
		Byte	Bits	Default	Description		ĺ
l			[7:1]		Reserved		ĺ
0xEE	R/W	[3]	[0]	0	1: Invert panel clock	2	ĺ
					0: Normal panel clock Reserved		ĺ
		[2,1]		all	Reserved		l
		<u> </u>	· ·				ĺ





3 Electrical Specifications

3.1 Absolute maximum ratings

Supply voltage range: V _{DD} (all V _{DD} 's) to GND	0 to V _{DD} (typ) + 5% V
	0 to V _{DDA} (typ) + 5% V
	-10 to 85 °C
	40 to 110 °C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under DC and AC Electrical Specifications is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device stability.

Power cannot be applied to the device while it is subjected to nonoperational temperature. After the device has been subjected to nonoperational temperature, it must be returned (and stabilized) to a temperature within the proper range to avoid damage. Failure to stabilize the device properly before applying power may cause permanent damage that will not be covered by device warranty.

3.2 DC Electrical Specifications

Reference	Description	Min	Тур	Max	Unit	Note
V_{DD}	1.1V (nominal) Power supply	1.04	1.10	1.16	V	
V_{DD_SSTL}	1.2/3.3/1.8V (nominal) Power supply	1.71	1.80	1.89	V	
V_{DD_PIF}	1.2/3.3/1.8V (nominal) Power supply	1.71	1.80	1.89	V	
$V_{DD\ VID}$	I/O Supply Voltage, Video input interface	V _{DD VID} -5%	$V_{DD\ VID}$	V _{DD VID} +5%	V	1
V_{DD_LED}	I/O Supply Voltage, Illumination interface	V _{DD_LED} -5%	V_{DD_LED}	V_{DD_LED} +5%	V	1
V_{DD_XTAL}	1.8/2.5/3.3V Power supply, Crystal, OSC.		_		V	3
$V_{DD\ GPIO}$	1.8/2.5/3.3V (nominal) GPIO Power supply	3.14	3.30	3.47	V	
V_{DD_SPI}	1.8/3.3V (nominal) Power supply, SPI I/F	3.14	3.30	3.47	V	
V _{DD I2C}	1.8/3.3V (nominal) Power supply, SPI I/F	3.14	3.30	3.47	V	
GND	Digital Ground		0		V	
V _{CCA_11}	I/O Analog Supply Voltage	1.04	1.1	1.16	V	
V _{CCA_18}	I/O Analog Supply Voltage	1.71	1.80	1.89	V	
V _{CCA 33}	I/O Analog Supply Voltage	3.14	3.30	3.47	V	
V_{SSA}	I/O Analog Ground		0		V	2
V _{DD FUSE}	Fuse programming option. GND		0		V	
V _{REF SSTL}	SSTL buffer reference input		0		V	
I_{DD}	1.1V (nominal) Power supply		145		mA	
I _{DD_SSTL}	1.8V (nominal) Power supply		40		mA	
I _{DD PIF}	1.8V (nominal) Power supply		<1		mΑ	
I _{DD_VID}	3.3V (nominal) Power supply		<1		mA	
I _{DD LED}	3.3V (nominal) Power supply		<1		mΑ	
I _{DD_XTAL}	1.8V (nominal) Power supply		<1		mΑ	
I _{DD_GPIO}	3.3V (nominal) Power supply		1.75		mΑ	
I _{DD_SPI}	3.3V (nominal) Power supply		<1		mA	
I _{DD I2C}	3.3V (nominal) Power supply		<1		mΑ	
MIPI_1.1	1.1V (nominal) Power supply		3.1		mA	
MIPI_1.8	1.8V (nominal) Power supply		1.5		mΑ	
MIPI_3.3	3.3V (nominal) Power supply		<1		mΑ	
F _{CLK}	System Clock frequency	24.75	25.0	25.25	Mhz	
T _A	Ambient Operating temperature	-10	40	85	°C	

Notes:

- 1. V_{DD_VID} and V_{DD_LED} supplies are determined by applications: 1.8V or 3.3V
- 2. V_{SSA} is isolated within the SYA1232 and must be tied together at one point on the system PCB.
- 3. Supports 1.8, 2.5, 3.3V crystals/oscillators.



3.3 ESD Rating

Human Body (HBM) +/- 3,000V (JEDEC-JESD22 A114E) Charge Device Model (CDM)) +/-500V (JEDEC JS-002-2014)

3.4 Power Up/Down

The following power up/down sequence is recommended to prevent latch-up and damage to the SYA1232. I/O voltage must not be applied when core voltage is not present. Both I/O voltages may be turned on and off simultaneously. Depending on settings it can take up to 1.5 seconds after reset is released before the SYA1232 is ready to receive I2C commands. The time is greatly reduced if the gamma type selection of register 0x57 is set to downloaded table.




Figure 6. I/O and core voltages power-up sequence

3.5 Video Input Interface Specifications




Figure 7. Horizontal Blanking and DE Active Relationship

Symbol	Description	Min	Max	Units
DE	Data Enable Active	320	1920	Cycles
H _B	Horizontal Blanking	30		Cycles






Figure 8. VSYNC and DE Relationship

Symbol	Description	Min	Max	Units
VS _{Active}	Vertical Sync Active	2		Lines
V_{FP}	Vertical Front-Porch	1		Lines
V_{BP}	Vertical Back-Porch	1		Lines
V _{BP} +	Vertical Blanking	500		μs
V _{Active} +				
V_{FP}				
VSYNC	Vertical Sync Rate	10*	75*	Hz
PIX_CLK	Pixel Clock	5	148.5	MHz
Data T _S	Data to clock Setup	See		ps
		below		
Data T _H	Clock to data Hold	See		ps
		below		

^{*} Depends on the drive algorithm being used. 9-field capability shown.






Figure 9. RGB video input timing (For setting 0xEF=0x10)

3.6 Panel Interface Output Timing

Video Data




Figure 10. SYA1232 Panel Interface Timings

Symbol	Description	Min	Max	Units
t _{PER_HALF}	Panel clock half-period	3.7		ns
t _{CK_DV}	Clock to data valid	-0.25	-0.92	ns
t _{CK_DI}	Clock to data invalid	2.7		ns
t _{SU_TST}	Test input setup time	0.1		ns
t _{H_TST}	Test input hold time	2.7		ns



4 Package and Signal Definition

4.1 Signal Description

The following tables describe the basic functionality of the pins on the device. For a more complete implementation of these signals, refer to the SYA1232 reference design schematics.

Panel Interface (V_{DD_SSTL} and V_{DD_PIF} reference)

Pin Name	Description	BGA Pos	Type
P_CLK	Output clock sent to display panel.	N5	0
P_CMD	Serial command output to the panel, use for loading the chip control commands into the panel control memory.	K6	0
P_DVLD	Indicate the panel data is valid, this pin will assert for all but the last valid data cycle.	M5	0
P_DATA[31:0]	Formatted video data output to panel	G13,F12,F1, G11,G12,H11, H13,J13,K13, L13,K12,M13, N12,M12,L12, N11,M11,L10, M10,N10,M9, N9,K8,L8,M8, N8,L7,N7,M7, N6,M6,L6	0
TESTOUT1	This signal is tied to TO1 from the LCOS panel for receiving controller feedback from the panel after reset.	A5	_
TESTOUT2	This signal is tied to TO2 from the LCOS panel for receiving controller feedback from the panel after reset.	B5	I
VREF_SSTL	Reference input voltage to the controller's SSTL18 output driver. (not used) Connect to GND	L11	I

 $Video\ Input\ (V_{DD_VIN}\ reference,\ weak\ internal\ pull-ups)$

Pin Name	Description	BGA Pos	Туре
PIXEL_CLK	Pixel clock input.	F1	
VSYNC	Vertical SYNC delineates the start of the video input frame.	G1	I
HSYNC	Horizontal SYNC delineates the start of each video input line within the frame.	H1	I
DE	Data enable. When asserted, indicates RGB inputs contains valid data.	J1	I
FIELD/I2C_SE L	Field control This pin provides the I2C slave address information to the ASIC at reset. The information is captured only when the system reset signal is asserted during power on reset. 1 = I2C slave address is 0xEE (1110 111x b) 0 = I2C slave address is 0xCE (1100 111x b) This pin must be pulled up or pulled down with respect to V _{DD_I2C} using an external 20K Ω resistor to indicate the appropriate state.	H2	I



Pin Name	Description	BGA Pos	Туре
G[7:0]/ Y[7:0]	Video Input Channel 1. Default mapping sets the following:	A4, C5, B4, C4,	ı
	RGB input mode: Green data	A3, B3 ,C3, B2	
	Component input mode: Luminance component		
R[7:0]/ Cr[7:0]	Video Input Channel 2. Default mapping sets the following:	C2, A2, B1, C1,	I
	RGB input mode: Red data	E1, E2, G2, F2	
	Component input mode: Red component (Cr)		
B[7:0]/ Cb[7:0]	Video Input Channel 3. Default mapping sets the following:	L1, K1, K3, K2,	1
	RGB input mode: Blue data	L3, M2, L2, K4	
	Component input mode: Blue component (Cb)		
D[3:0]_DN	MIPI/LVDS video differential inputs, lanes 3 to 0.	A8,A9,A11,A12	1
D[3:0]_DP		B8,B9,B11,B12	
CL DN	MIPI differential input clock	A10	_ I
CL_DP	'	B10	
RBIAS	External reference compensation resistor – 2Kohms 1% to	B13	
	ground		

Illumination Interface (V_{DD_LED} reference, weak internal pull-downs)

Pin Name	Description	BGA Pos	Type
R_EN	Red illumination control. When High, illumination source is on. Tie to GND using an external pull-down resistor of $\sim 100 \text{ k}\Omega$.	M1	0
G_EN	Green illumination control. When High, illumination source is on. Tie to GND using an external pull-down resistor of ~100 k Ω .	N2	0
B_EN	Blue illumination control. When High, illumination source is on. Tie to GND using an external pull-down resistor of \sim 100 k Ω .	N3	0

General Purpose I/O Interface ($V_{\text{DD_GPIO}}$ reference, weak internal pull-downs)

Pin Name	Description	BGA Pos	Type
SCL	I2C slave clock input	L5	I/O
SDA	I2C slave data input and output	L4	I/O
SCK	SPI clock output as master	B6	0
SCS_N/SPI_E N	SPI chip select output , active low	D6	0
	This pin provides the system SPI Flash memory information to the ASIC. The information is captured only when the system reset signal is asserted during power on reset.		
	1 = SPI Flash present in the system 0 = no SPI Flash present in the system		
	This pin must be pulled up or pulled down with respect to $V_{\text{DD_SPI}}$ using an external 20K Ω resistor to indicate the appropriate state.		
SDO	SPI serial output data	A6	0
SDI	SPI serial input	D7	
GPIO[7:0]	General purpose input and output, user configurable. Power up default as static input.	E11, E12, F13, E13, D12, D13, C12, C13	I/O
JTAG_EN	JTAG debug mode enable pin. (Not used) Connect to GND	N4	
TEST_EN	Test debug mode enable pin. (Not used) Connect to GND	C6	Ī
TX	RS232 transmit pin. (Not used) N/C	M4	0
RX	RS232 receive pin. (Not used) Connect to GND	M3	l

System/Clock Interface $(V_{DD_XTAL} reference)$

Pin Name	Description	BGA Pos	Type	ĺ



Pin Name	Description	BGA Pos	Туре
RESET_N	System reset input. Active low. When asserted low, will reset the entire SYA1232. RST_N has to be asserted for at least 5 msec after power is stable. (Has a weak internal pull-up)	C11	I
SYS_CLK/ XIN	Input reference clock from 25 MHz external oscillator or the crystal from the system PCB. This is the reference clock for the internal PLL	D2	I
XOUT	Crystal oscillator output reflecting the input frequency. Leave as NC when using an external oscillator.	D1	0

Power and Ground

Pin Name	Description	BGA Pos	Туре
VDD	1.1V (Nominal) core Power supply	F5,G5,H5,J5,	DPWR
	A	F6,F7,F8,J6,J7,	
		J8,E10,F10,	
		G10,H10	
VDD_PIF	1.2/3.3/1.8V (Nominal) SSTL output driver Power supply	D4	DPWR
VDD_SSTL	1.2/3.3/1.8V (Nominal) SSTL output driver Power supply	J9,J10,J11,K9,	DPWR
		K10,K11,	
VDD_FUSE	Connect to GND	H3	DGND
VDD_XTAL	1.8/2.5/3.3V (nominal) Crystal/Osicllator Power supply	E3	DPWR
VSS_XTAL	GND for Crystal	D3	
VDD_GPIO	1.8/2.5/3.3V (Nominal) GPIO Power supply	E6	DPWR
VDD_SPI	1.8/3.3V (Nominal) SPI Power supply	D5	DPWR
VDD_I2C	1.8/3.3V (Nominal) I2C Power supply	G3	DPWR
VDD_VID	1.8/3.3V (Nominal) Video IN Power supply (user option)	E4,F4	DPWR
VDD_LED	1.8/3.3V (Nominal) LED Enable Power supply (user option)	J3	DPWR
VCCA_11	Power supply for analog circuits (1.1V).	C7,C8	APWR
VCCA_18	Power supply for analog circuits (1.8V).	C10	APWR
VCCA_33	Power supply for analog circuits (3.3V).	D10	APWR
VSS	Digital ground	A1,N1,J2,F3,G	DGND
		4,H4,J4,E5,K5,	
		G6,H6,A7,B7,E	
		7,G7,H7,K7,E8,	
		G8,H8,E9,F9,G	
		9,H9,L9,D11,H	
		12,J12,	
		A13,N13	
VSSA	Analog ground. Tie to GND at one point via a zero ohm resistor	D8,C9,D9	AGND
	or ferrite bead on PCB.		
VREF_SSTL	SSTL Buffer reference input. Connect to ground	L11	DGND




4.2 Package Mechanical Dimensions

Table 1: SYA1232 Package Mechanical Dimension

Dimension	Value	Unit	
P-TFBGA169 Package	9.0 X 9.0	mm	
Pin Count (13 rows x 13 columns)		169	balls
Ball Pitch		0.65	mm
Ball Diameter		0.30 to 0.40	mm
Ball Attachment Pad Size on package		0.40 +/- 0.05	mm
Package Height, without balls		0.96	mm
Package Height, post-solder (estimate)		1.29	mm
PCB Recommended Routing Guideline	s: (individual d	esigns may vary	
BGA pad size (diameter)		0.325 - 0.40	mm
Mechanical thru-hole drilled vias:			
Via pad diameter for Signal fan-out (ma	x)	0.350 1	mm
Plated Via hole diameter (thru hole)	0.150 ²	mm	
Blind vias: (typically laser drilled)			
Via pad diameter (max)	Outer layer	0.30 - 0.32	mm
via pau diametei (max)	Inner layer	0.25 - 0.30	mm
Laser drill (diameter)	0.10 – 0.15	mm	

Notes: 1) 0.40 is possible by offsetting toward the BGA pad

2) 0.20 diameter is possible with a 0.40 pad size





SIDE VIEW

SEATING PLANE

C

△ ddd C

С

DETAIL A(2:1)

SYMBOL	MILLIMETER			
	MIN	NOM	MAX	
Α			1.29	
A1	0.20	0.25	0.30	
A2	0.91	0.96	1.01	
A3	0.7	O BASIC		
С	0.22	0.26	0.30	
D	8.90	9.00	9.10	
D1	7.80 BASIC			
E	E 8.90		9.10	
E1	7.	.80 BASI		
е	0	.65 BASI	С	
L	0	.425 TYP		
b	0.30	0.35	0.40	
aaa	0.10			
ccc	0.15			
ddd	0.10			
eee	0.15			
fff		0.08		




Figure 11. LFBGA169-0909-0.65A5 Package Dimensions

	^r 1	2	3	4	5	6	7	8	9	10	11	12	13	
A	VSS	R[6]	G[3]	G[7]	TESTOUT1	SDO	VSS	D3_DN	D2_DN	CL_DN	D1_DN	DO_DN	VSS	А
В	R[5]	G[0]	G[2]	G[5]	TESTOUT2	SCK	VSS	D3_DP	D2_DP	CL_DP	D1_DP	DO_DP	RBIAS	В
С	R[4]	R[7]	G[1]	G[4]	G[6]	TEST_EN	VCCA_11	VCCA_11	VSSA	VCCA_18	RESET_N	GPIO[1]	GPIO[0]	С
D	XOUT	SYS_CLK/ XIN	VSS_XTAL	VDD_PIF	VDD_SPI	SCS_N/ SPI_EN	SDI	VSSA	VSSA	VCCA_33	VSS	GPIO[3]	GPIO[2]	D
E	R[3]	R[2]	VDD_XTAL	VDD_VID	VSS	VDD_GPIO	VSS	VSS	VSS	VDD	GPIO[7]	GPIO[6]	GPIO[4]	E
F	PIXEL_CLK	R[0]	VSS	VDD_VID	VDD	VDD	VDD	VDD	VSS	VDD	P_DATA[29]	P_DATA[30]	GPIO[5]	F
G	VSYNC	R[1]	VDD_I2C	VSS	VDD	VSS	VSS	VSS	VSS	VDD	P_DATA[28]	P_DATA[27]	P_DATA[31]	G
н	HSYNC	FIELD/ I2C_SEL	VDD_EFUSE	VSS	VDD	VSS	VSS	VSS	VSS	VDD	P_DATA[26]	VSS	P_DATA[25]	н
J	DE	VSS	VDD_LED	VSS	VDD	VDD	VDD	VDD	VDD_SSTL	VDD_SSTL	VDD_SSTL	VSS	P_DATA[24]	J
к	B[6]	B[4]	B[5]	B[0]	VSS	P_CMD	VSS	P_DATA[9]	VDD_SSTL	VDD_SSTL	VDD_SSTL	P_DATA[21]	P_DATA[23]	к
L	B[7]	B[1]	B[3]	SDA	SCL	P_DATA[0]	P_DATA[5]	P_DATA[8]	VSS	P_DATA[14]	VREF_SSTL	P_DATA[17]	P_DATA[22]	L
М	R_EN	B[2]	RX	TX	P_DVLD	P_DATA[1]	P_DATA[3]	P_DATA[7]	P_DATA[11]	P_DATA[13]	P_DATA[15]	P_DATA[18]	P_DATA[20]	м
N	VSS	G_EN	B_EN	JTAG_EN	P_CLK	P_DATA[2]	P_DATA[4]	P_DATA[6]	P_DATA[10]	P_DATA[12]	P_DATA[16]	P_DATA[19]	VSS	N
	1	2	3	4	5	6	7	8	9	10	11	12	13	




Figure 12: TFBGA-169 Pin Assignment; SYA1232 (top view)



Pin A1

Syndiant
SYA1232 LFBGA
CHINA YYWW
LLLLLLLLLLHT



4.3 Assembly Recommendations

The Pb-free reflow profile recommendations are listed in Table 2 and illustrated in




Figure 13 and Figure 14. All temperatures refer to the topside of the package, measured on the package body surface.

Table 2: Pb-Free Reflow Profile Recommendation (IPC/JEDEC J-STD-020 D.1)

Reflow Parameter	Pb-Free Assembly
Minimum preheat temperature (Ts _{MIN})	150°C
Maximum preheat temperature (Ts _{MAX})	200°C
Preheat time	60-180 seconds
Ts _{MAX} to T _L ramp-up rate	3°C/second maximum
Time above temperature T _L (t _L)	217°C, 60–150 seconds
Peak Temperature (T _P)	260°C
Time 25°C to T _P	6-minute maximum
Time within 5° of Peak T _P	30 seconds
Ramp-down rate	6°C/second maximum






Figure 13. IR/Convection Reflow Profile (IPC/JEDEC J-STD-020 D.1)






Figure 14. IR/Convection Reflow Profile (IPC/JEDEC J-STD-020 D.1) - Cont.

5 Part Ordering Information

The following table describes components that can be ordered from Syndiant related to this product:

	Ordering Part #	Description
SYA1232 I	Device Part Number:	
	22-1232-00	SYA1232 LCOS Controller
Compatible	e Development Kits:	
	71-2209-01	SYL2281 Basic Development Kit
	71-2209-02	SYL2281 Development Kit with LED Projector Optical Engine
	71-2210-01	SYL2282 Basic Development Kit
	71-2210-02	SYL2282 Development Kit with LED Projector Optical Engine

Syndiant, Inc.

www.syndiant.com Email: <u>info@syndiant.com</u> 18325 Waterview Parkway, Suite B101 Dallas, Texas 75252-8026 USA

