

Sequential Composition for Relaxed Memory: Pomsets with Predicate Transformers

Alan Jeffrey* and James Riely†

*Roblox

†DePaul University

Abstract—This paper presents the first semantics for relaxed memory with a compositional definition of sequential composition. Previous definitions of relaxed memory have given detailed treatments of parallel composition, but have given sequential composition less attention, often relegating it to a (sometimes speculative) operational semantics of single-threaded programs. In this paper we show how sequential composition can be restored to a first-class citizen, by giving it a denotational semantics in a model of pomsets with preconditions, extended with a family of predicate transformers. Previous work has shown that pomsets with preconditions are a model of concurrent composition, and that predicate transformers are a model of sequential composition. This paper shows how they can be combined.


1. Introduction

This paper is about the interaction of two of the fundamental building blocks of computing: memory and sequential composition. One would like to think that these are well-worn topics, where every issue has been settled, but this is sadly not the case.

1.1. Memory

For single-threaded programs, memory can be thought of as you might expect: programs write to, and read from, memory references. This can be thought of as a total order of reads and writes, where each read has a matching *fulfilling* write, for example:


$x := 0; x := 1; y := 2; r := y; s := x$



(In examples, r – s range over thread-local registers and x – z range over shared memory references.)

This model naturally extends to the case of shared-memory concurrency, leading to a *sequentially consistent* semantics [13], in which *program order* inside a thread implies a total *causal order* between read and write events, for example:


$x := 0; x := 1; y := 2 \parallel r := y; s := x$



Unfortunately, this model does not compile efficiently to commodity hardware, resulting in a 37–73% increase in CPU time on ARM [14] and, hence, in power consumption. Developers of software and compilers have therefore been faced with a difficult trade-off, between an elegant model of memory, and its impact on resource usage (such as size of data centers, electricity bills and carbon footprint). Unsurprisingly, many have chosen to prioritize efficiency over elegance.


This has led to *relaxed memory models*, in which the requirement of sequential consistency is weakened to only apply *per-location* and not globally over the whole program. This allows executions which are inconsistent with program order, such as:

$x := 0; x := 1; y := 2 \parallel r := y; s := x$




In such models, the causal order between events is important, and includes control and data dependencies, to avoid paradoxical “out of thin air” examples such as:

$r := x; \text{if}(r)\{y := 1\} \parallel s := y; x := s$




This candidate execution forms a cycle in causal order, so is disallowed, but this depends crucially on the control dependency from $(Rx1)$ to $(Wy1)$, and the data dependency from $(Ry1)$ to $(Wx1)$. If either is missing, then this execution is acyclic and hence allowed. For example dropping the control dependency results in:

$r := x; y := 1 \parallel s := y; x := s$



Unfortunately, while a simple syntactic approach to dependency calculation suffices for hardware models, it is not preserved by common compiler optimizations. For example, if we calculate control dependencies syntactically, then there is a dependency from $(Rx1)$ to $(Wy1)$, and therefore a cycle in, the candidate execution:

$r := x; \text{if}(r)\{y := 1\} \text{else } \{y := 1\} \parallel s := y; x := s$



An optimizing compiler might lift the assignment $y := 1$ out of the conditional, thus removing the control dependency.

Prominent solutions to the problem of dependency calculation include:

- *syntactic* methods used in hardware models such as ARM or x86-TSO [2],
- *speculative execution* methods (which give a semantics based on multiple executions of the same program) such as the Java Memory Model [15] and related models [10, 12, 5],
- *rewriting* methods, which give an operational model up to syntactic rewrites, such as [17], and
- *logical* methods, such as the pomsets with preconditions model of [11].

In this paper, we will focus on logical models, as those are compositional, and align well with existing models of sequential composition. The heart of the model of [11] is to add logical preconditions to events, which are introduced by store actions (modeling data dependencies) and conditionals (modeling control dependencies):

$$\begin{array}{c} \text{if } (s < 1) \{ z := r * s \} \\ (s < 1) \wedge (r * s) = 0 \mid Wz0 \end{array}$$

Preconditions are discharged by being ordered after a read:

$$\begin{array}{c} r := x; s := y; \text{if } (s < 1) \{ z := r * s \} \\ (Rx0) \quad (Ry0) \rightarrow (s=0) \Rightarrow (s < 1) \wedge (r * s) = 0 \mid Wz0 \end{array}$$

Note that there is dependency order from $(Ry0)$ to $(Wz0)$ so the precondition for $(Wz0)$ only has to be satisfied assuming the hypothesis $(s=0)$. There is no matching order from $(Rx0)$ to $(Wz0)$ which is why we do not assume the hypothesis $(r=0)$. Nonetheless, the precondition on $(Wz0)$ is a tautology, and so can be elided in the diagram:

$$(Rx0) \quad (Ry0) \rightarrow (Wz0)$$

While existing models of relaxed memory have detailed treatments of parallel composition, they often give sequential composition little attention, either ignoring it altogether, or treating it operationally with its usual small-step semantics. This paper investigates how existing models of sequential composition interact with relaxed memory.

1.2. Sequential composition

Our approach follows that of weakest precondition semantics of Dijkstra [6], which provides an alternative characterization of Hoare logic [9] by mapping postconditions to preconditions. We recall the definition of $wp_S(\psi)$ for loop-free code below.

- $wp_{\text{skip}}(\psi) = \psi$
- $wp_{\text{abort}}(\psi) = \text{ff}$
- $wp_{r := M}(\psi) = \psi[M/r]$
- $wp_{S_1; S_2}(\psi) = wp_{S_1}(wp_{S_2}(\psi))$
- $wp_{\text{if}(M) \{ S_1 \} \text{ else } \{ S_2 \}}(\psi) = ((M \neq 0) \Rightarrow wp_{S_1}(\psi)) \wedge ((M = 0) \Rightarrow wp_{S_2}(\psi))$

The rule we are most interested in is the one for sequential composition, which maps sequential composition of programs to function composition of predicate transformers.

Predicate transformers are a good fit to logical models of dependency calculation, since both are concerned with preconditions, and how they are transformed by sequential composition. Our first attempt is to associate a predicate transformer with each pomset. We visualize this in diagrams by showing how ψ is transformed, for example:

$$\begin{array}{ccc} r := x & s := y & \text{if } (s < 1) \{ z := r * s \} \\ (Rx0) & (Ry0) & (s < 1) \wedge (r * s) = 0 \mid Wz0 \\ (r=0) \Rightarrow \psi & (s=0) \Rightarrow \psi & \psi \end{array}$$

In the rightmost program above, the write to z affects the shared store, not the local state of the thread, therefore we assign it the identity transformer.

For the sequentially consistent semantics, sequential composition is straightforward: we apply each predicate transformer to the preconditions of subsequent events, and compose the predicate transformers:

$$\begin{array}{c} r := x; s := y; \text{if } (s < 1) \{ z := r * s \} \\ (Rx0) \rightarrow (Ry0) \rightarrow (r=0) \Rightarrow (s=0) \Rightarrow (s < 1) \wedge (r * s) = 0 \mid Wz0 \\ (r=0) \Rightarrow (s=0) \Rightarrow \psi \end{array}$$

This model works for the sequentially consistent case, but needs to be weakened for the relaxed case. The key observation of this paper is that rather than working with one predicate transformer, we should work with a *family* of predicate transformers, indexed by sets of events.

For example, for single-event pomsets, there are two predicate transformers, since there are two subsets of any one-element set. The *independent* transformer is indexed by the empty set, whereas the *dependent* transformer is indexed by the singleton. We visualize this by including more than one transformed predicate, with an edge leading to the dependent one. For example:


$$\begin{array}{ccc} r := x & s := y & \text{if } (s < 1) \{ z := r * s \} \\ \psi & \psi & \psi \\ (Rx0) & (Ry0) & (s < 1) \wedge (r * s) = 0 \mid Wz0 \\ (r=0) \Rightarrow \psi & (s=0) \Rightarrow \psi & \psi \end{array}$$

The model of sequential composition then picks which predicate transformer to apply to an event's precondition by picking the one indexed by all the events before it in causal order.


For example, we can recover the expected semantics for the above example by choosing the predicate transformer which is independent of $(Rx0)$ but dependent on $(Ry0)$, which is the transformer which maps ψ to $(s=0) \Rightarrow \psi$.

$$\begin{array}{c} r := x; s := y; \text{if } (s < 1) \{ z := r * s \} \\ (r=0) \Rightarrow (s=0) \Rightarrow \psi \quad \psi \\ (Rx0) \rightarrow (Ry0) \rightarrow (s=0) \Rightarrow (s < 1) \wedge (r * s) = 0 \mid Wz0 \\ (r=0) \Rightarrow \psi \quad (s=0) \Rightarrow \psi \end{array}$$

As a sanity check, we can see that sequential composition is associative in this case, since it does not matter whether we associate to the left, with intermediate step:



or to the right, with intermediate step:



This is an instance of a general result that sequential composition forms a monoid, as one would hope.

1.3. Contributions

This paper is the first model of relaxed memory with a compositional semantics for sequential composition. It shows how pomsets with preconditions [11] can be combined with predicate transformers [6].

- §2 presents the basic model, with few features required of the logic of preconditions, but a resulting lack of fidelity to existing models,
- §3 adds a model of *quiescence* to the logic, required to model coherence (accessing x has a precondition that x is quiescent) and synchronization (a releasing write requires all locations to be quiescent),
- §4 adds the features required for efficient compilation to modern architectures: downgrading some synchronized accesses to relaxed, and removing read-read dependencies, and
- §5 show how to address common litmus tests.

The definitions in this paper have been formalized in Agda.

Because it is closely related, we expect that the memory-model results of [11] apply to our model, including compositional reasoning for temporal safety properties and local SC-DRF. In §4, we provide an alternative proof strategy for efficient compilation to ARM8, which improves upon that of [11] by using a recent alternative characterization of ARM8.

As far as we are aware, there are no previous attempts to provide a compositional semantics of sequential composition in a relaxed memory model. For a discussion of related work for relaxed memory models in general, see [11].

2. Model

In this section, we present the mathematical preliminaries for the model (which can be skipped on first reading). We then present the model incrementally, starting with a model built using *partially ordered multisets* (pomsets) [8, 18], and then adding preconditions and finally predicate transformers.

In later sections, we will discuss extensions to the logic, and to the semantics of load, store and thread initialization, in order to model relaxed memory more faithfully. We stress that these features do *not* change any of the structures of the language: conditionals, parallel composition, and sequential composition are as defined in this section.

2.1. Preliminaries

The syntax is built from

- a set of *values* \mathcal{V} , ranged over by v, w, ℓ, k ,
- a set of *registers* \mathcal{R} , ranged over by r, s ,
- a set of *expressions* \mathcal{M} , ranged over by M, N, L .

Memory references are tagged values, written $[\ell]$. Let \mathcal{X} be the set of memory references, ranged over by x, y, z .

We require that

- values and registers are disjoint,
- values include at least the constants 0 and 1,
- expressions include at least registers and values,
- expressions do *not* include references: $M[N/x] = M$.

We model the following language.

$$\begin{aligned}
 \mu &::= \text{rlx} \mid \text{ra} \mid \text{sc} \\
 S &::= \text{abort} \mid \text{skip} \mid r := M \mid r := [L]^\mu \mid [L]^\mu := M \\
 &\quad \mid \text{fork } G \mid S_1; S_2 \mid \text{if } (M) \{ S_1 \} \text{ else } \{ S_2 \} \\
 G &::= 0 \mid S \mid G_1 \parallel G_2
 \end{aligned}$$

Memory modes, μ , are relaxed (rlx), release-acquire (ra), and sequentially consistent (sc). Relaxed mode is the default; we regularly elide it from examples. ra/sc accesses are collectively known as *synchronized accesses*.

Commands, aka *statements*, S , include memory accesses at a given mode, as well as the usual structural constructs. *Thread groups*, G , include commands and 0, which denotes inaction. The fork command spawns a thread group.

The semantics is built from the following.

- a set of *events* \mathcal{E} , ranged over by e, d, c, b ,
- a set of *actions* \mathcal{A} , ranged over by a ,
- a set of *logical formulae* Φ , ranged over by ϕ, ψ, θ .

Subsets of \mathcal{E} are ranged over by E, D, C, B .

We require that:

- actions include writes (Wxv) and reads (Rxv),
- formulae include equalities ($M=N$) and ($x=M$),
- formulae include symbols Q_{sc} , Q_{ro}^x , Q_{wo}^x , \downarrow^x , W , (which are used in §3–4),
- formulae are closed under negation, conjunction, disjunction, and substitutions $[M/r]$, $[M/x]$, and $[\phi/s]$ for each symbol s ,
- there is an entailment relation \models between formulae,
- \models has the expected semantics for $=$, \neg , \wedge , \vee , \Rightarrow and substitution.

Logical formulae include equations over registers, such as $(r=s+1)$. For use in §5.1, we also include equations

over memory references, such as $(x=1)$. Formulae are subject to substitutions; actions are not. We use expressions as formulae, coercing M to $M \neq 0$. Equations have precedence over logical operators; thus $r=v \Rightarrow s>w$ is read $(r=v) \Rightarrow (s>w)$. As usual, implication associates to the right; thus $\phi \Rightarrow \psi \Rightarrow \theta$ is read $\phi \Rightarrow (\psi \Rightarrow \theta)$.

We say ϕ *implies* ψ if $\phi \models \psi$. We say ϕ is a *tautology* if $\text{tt} \models \phi$. We say ϕ is *unsatisfiable* if $\phi \models \text{ff}$.

Throughout §2–4 we additionally require that

- each register appears at most once in a program.

In §5, we drop this restriction, requiring instead that

- there are registers $\mathcal{S}_{\mathcal{E}} = \{s_e \mid e \in \mathcal{E}\}$,
- registers $\mathcal{S}_{\mathcal{E}}$ do not appear in programs: $S[N/s_e] = S$.

2.2. Pomsets

We first consider a fragment of our language that can be modeled using simple pomsets. This captures read and write actions which may be reordered, but as we shall see does *not* capture control or data dependencies.

Def 1. A *pomset* over \mathcal{A} is a tuple (E, \leq, λ) where

- $E \subset \mathcal{E}$ is a set of *events*,
- $\leq \subseteq (E \times E)$ is the *causality* partial order,
- $\lambda : E \rightarrow \mathcal{A}$ is a *labeling*.

Let P range over pomsets, and \mathcal{P} over sets of pomsets.

We lift terminology from actions to events. For example, we say that e writes x if $\lambda(e)$ writes x . We also drop quantifiers when clear from context, such as $(\forall e \in E)(\forall x \in \mathcal{X})$.

Def 2. Action (Wxv) *matches* (Ryw) when $v = w$. Action (Wxv) *blocks* (Ryw) , for any v, w .

A read event e is *fulfilled* if there is a $d \leq e$ which matches it and, for any c which can block e , either $c \leq d$ or $e \leq c$.

Pomset P is *fulfilled* if every read in P is fulfilled.

We introduce independency [16] in order to provide examples with coherence in this subsection. In §3 we show that coherence can be encoded in the logic, making independency unnecessary.

Def 3. Actions a and b are *independent* ($a \leftrightarrow b$) if either both are reads or they are accesses to different locations. Formally $\leftrightarrow = \{(Rxv, Ryw)\} \cup \{(Rxv, Wyw), (Wxv, Ryw), (Wxv, Wyw) \mid x \neq y\}$.

Actions that are not independent are in *conflict*.

We can now define a model of processes given as sets of pomsets sufficient to give the semantics for a fragment of our language without control or data dependencies.

Def 4. If $P \in \text{NIL}$ then $E = \emptyset$.

If $P \in (\mathcal{P}_1 \parallel \mathcal{P}_2)$ then $(\exists P_1 \in \mathcal{P}_1) (\exists P_2 \in \mathcal{P}_2)$

- 1) $E = (E_1 \cup E_2)$,
- 2) if $e \in E_1$ then $\lambda(e) = \lambda_1(e)$,
- 3) if $e \in E_2$ then $\lambda(e) = \lambda_2(e)$,
- 4) if $d \leq_1 e$ then $d \leq e$,

- 5) if $d \leq_2 e$ then $d \leq e$,
- 6) E_1 and E_2 are disjoint.

If $P \in (a \rightarrow \mathcal{P}_2)$ then $(\exists P_2 \in \mathcal{P}_2)$

- 1) $E = (E_1 \cup E_2)$,
- 2) if $d, e \in E_1$ then $d = e$,
- 3) if $e \in E_1$ then $\lambda(e) = a$,
- 4) if $e \in E_2$ then $\lambda(e) = \lambda_2(e)$,
- 5) if $d \leq_2 e$ then $d \leq e$,
- 6) if $d \in E_1$ and $e \in E_2$ then either $d \leq e$ or $a \leftrightarrow \lambda_2(e)$.

Def 5. For a language fragment, the semantics is:

$$\begin{aligned} \llbracket x^\mu := v; S \rrbracket &= (Wxv) \rightarrow \llbracket S \rrbracket & \llbracket \text{skip} \rrbracket &= \llbracket 0 \rrbracket = \text{NIL} \\ \llbracket r := x^\mu; S \rrbracket &= \bigcup_v (Rrv) \rightarrow \llbracket S \rrbracket & \llbracket G_1 \parallel G_2 \rrbracket &= \llbracket G_1 \rrbracket \parallel \llbracket G_2 \rrbracket \end{aligned}$$

In this semantics, both `skip` and `0` map to the empty pomset. Parallel composition is disjoint union, inheriting labeling and order from the two sides. Prefixing may add a new action (on the left) to an existing pomset (on the right), inheriting labeling and order from the right.


It is worth noting that if \leftrightarrow is taken to be the empty relation, then fulfilled pomsets of Def 1 correspond to sequentially consistent executions up to mumbling [4].

Ex 6. Mumbling is allowed, since there is no requirement that left and right be disjoint in the definition of prefixing. Both of the pomsets below are allowed.



In the left pomset, the order between the events is enforced by clause 6, since the actions are in conflict.

Ex 7. Although this model enforces coherence, it is very weak. For example, it makes no distinction between synchronizing and relaxed access, thus allowing:



We show how to enforce the intended semantics, where $(Wy1)$ *publishes* $(Wx1)$ in Ex 32.

In diagrams, we use different shapes and colors for arrows and events. These are included only to help the reader understand why order is included. We adopt the following conventions (dependency and synchronization order will appear later in the paper):

- relaxed accesses are blue, with a single border,
- synchronized accesses are red, with a double border,
- $e \rightarrow d$ arises from fulfillment, where e *matches* d ,
- $e \dashrightarrow d$ arises either from fulfillment, where e *blocks* d , or from prefixing, where e was prefixed before d and their actions *conflict*,
- $e \rightarrow d$ arises from control/data/address *dependency*,
- $e \Rightarrow d$ arises from *synchronized access*.

Def 8. \mathcal{P}_1 *refines* \mathcal{P}_2 if $\mathcal{P}_1 \subseteq \mathcal{P}_2$.

Ex 9. Ex 6 shows that $\llbracket x := 1 \rrbracket$ refines $\llbracket x := 1; x := 1 \rrbracket$.

2.3. Pomsets with Preconditions

The previous section modeled a language fragment without conditionals (and hence no control dependencies) or expressions (and hence no data dependencies). We now address this, by adopting a *pomsets with preconditions* model similar to [11].

Def 10. A *pomset with preconditions* is a pomset (Def 1) together with $\kappa : E \rightarrow \Phi$.

Def 11. A pomset with preconditions is *top level* if it is fulfilled (Def 2) and every precondition is a tautology.

We can now define a model of processes given as sets of pomsets with preconditions sufficient to give the semantics for a fragment of our language where every use of sequential composition is either $(x^\mu := M; S)$ or $(r := x^\mu; S)$.

Def 12. If $P \in NIL$ then $E = \emptyset$.

If $P \in (\mathcal{P}_1 \parallel \mathcal{P}_2)$ then $(\exists P_1 \in \mathcal{P}_1) (\exists P_2 \in \mathcal{P}_2)$

1–6) as for \parallel in Def 4,

- 7) if $e \in E_1$ then $\kappa(e)$ implies $\kappa_1(e)$,
- 8) if $e \in E_2$ then $\kappa(e)$ implies $\kappa_2(e)$.

If $P \in IF(\phi, \mathcal{P}_1, \mathcal{P}_2)$ then $(\exists P_1 \in \mathcal{P}_1) (\exists P_2 \in \mathcal{P}_2)$

1–5) as for \parallel in Def 4 (ignoring disjointness),

- 6) if $e \in E_1 \setminus E_2$ then $\kappa(e)$ implies $\phi \wedge \kappa_1(e)$,
- 7) if $e \in E_2 \setminus E_1$ then $\kappa(e)$ implies $\neg\phi \wedge \kappa_2(e)$,
- 8) if $e \in E_1 \cap E_2$ then $\kappa(e)$ implies $(\phi \Rightarrow \kappa_1(e)) \wedge (\neg\phi \Rightarrow \kappa_2(e))$.

If $P \in ST(x, M, \mathcal{P}_2)$ then $(\exists P_2 \in \mathcal{P}_2) (\exists v \in \mathcal{V})$

1–6) as for $(Wxv) \rightarrow \mathcal{P}_2$ in Def 4,

- 7) if $e \in E_1 \setminus E_2$ then $\kappa(e)$ implies $M=v$,
- 8) if $e \in E_2 \setminus E_1$ then $\kappa(e)$ implies $\kappa_2(e)$,
- 9) if $e \in E_1 \cap E_2$ then $\kappa(e)$ implies $M=v \vee \kappa_2(e)$.

If $P \in LD(r, x, \mathcal{P}_2)$ then $(\exists P_2 \in \mathcal{P}_2) (\exists v \in \mathcal{V})$

1–6) as for $(Rxv) \rightarrow \mathcal{P}_2$ in Def 4,

- 7) if $e \in E_2 \setminus E_1$ then either $\kappa(e)$ implies $r=v \Rightarrow \kappa_2(e)$ and $(\exists d \in E_1) d < e$, or $\kappa(e)$ implies $\kappa_2(e)$.

Def 13. For a language fragment, the semantics is:

$$\llbracket \text{if}(M)\{S_1\}\text{else}\{S_2\} \rrbracket = IF(M \neq 0, \llbracket S_1 \rrbracket, \llbracket S_2 \rrbracket)$$

$$\llbracket x^\mu := M; S \rrbracket = ST(x, M, \llbracket S \rrbracket) \quad \llbracket \text{skip} \rrbracket = [0] = NIL$$

$$\llbracket r := x^\mu; S \rrbracket = LD(r, x, \llbracket S \rrbracket) \quad \llbracket G_1 \parallel G_2 \rrbracket = \llbracket G_1 \rrbracket \parallel \llbracket G_2 \rrbracket$$

Ex 14. A simple example of a data dependency is a pomset $P \in \llbracket r := x; y := r \rrbracket$, for which there must be an $v \in \mathcal{V}$ and $P' \in \llbracket y := r \rrbracket$ such as the following, where $v = 1$:

$$\begin{array}{c} y := r \\ \boxed{r=1 \mid Wy1} \end{array}$$

The value chosen for the read may be different from that chosen for the write:

$$\begin{array}{c} r := x; y := r \\ \boxed{Rx0} \rightarrow \boxed{r=0 \Rightarrow r=1 \mid Wy1} \end{array}$$

In this case, the pomset's preconditions depend on a bound register, so cannot contribute to a top-level pomset.

If the values chosen for read and write are compatible, then we have two cases: the independent case, which again cannot be part of a top-level pomset,

$$\begin{array}{c} r := x; y := r \\ \boxed{Rx1} \quad \boxed{r=1 \mid Wy1} \end{array}$$

and the dependent case:

$$\boxed{Rx1} \rightarrow \boxed{r=1 \Rightarrow r=1 \mid Wy1}$$

Since $r=1 \Rightarrow r=1$ is a tautology, this can be part of a top-level pomset.

Ex 15. Control dependencies are similar, for example for any $P \in \llbracket r := x; \text{if}(r)\{y := 1\} \rrbracket$, there must be an $v \in \mathcal{V}$ and $P' \in \llbracket \text{if}(r)\{y := 1\} \rrbracket$ such as:

$$\begin{array}{c} \text{if}(r)\{y := 1\} \\ \boxed{r \neq 0 \mid Wy1} \end{array}$$

The rest of the reasoning is the same as Ex 14.

Ex 16. A simple example of an independency is a pomset $P \in \llbracket r := x; y := 1 \rrbracket$, for which there must be:

$$\begin{array}{c} y := 1 \\ \boxed{1=1 \mid Wy1} \end{array}$$

In this case it doesn't matter what value the read chooses:

$$\begin{array}{c} r := x; y := 1 \\ \boxed{Rx0} \quad \boxed{1=1 \mid Wy1} \end{array}$$

Ex 17. Consider $P \in \llbracket \text{if}(r=1)\{y := r\}\text{else}\{y := 1\} \rrbracket$, so there must be $P_1 \in \llbracket y := r \rrbracket$, and $P_2 \in \llbracket y := 1 \rrbracket$, such as:

$$\begin{array}{c} y := r \\ \boxed{r=1 \mid Wy1} \end{array} \quad \begin{array}{c} y := 1 \\ \boxed{1=1 \mid Wy1} \end{array}$$

Since there is no requirement for disjointness in the semantics of conditionals, we can consider the case where the event *coalesces* from the two pomsets, in which case:

$$\begin{array}{c} \text{if}(r=1)\{y := r\}\text{else}\{y := 1\} \\ \boxed{(r=1 \Rightarrow r=1) \wedge (r \neq 1 \Rightarrow 1=1) \mid Wy1} \end{array}$$

Here, the precondition is a tautology, independent of r .

2.4. Pomsets with Predicate Transformers

Having reviewed the work we are building on, we now turn to the contribution of this paper, which is a model of *pomsets with predicate transformers*.

predicate transformers are functions on formulae which preserve logical structure, providing a natural model of sequential composition.

Def 18. A *predicate transformer* is a function $\tau : \Phi \rightarrow \Phi$ such that

- $\tau(\text{ff})$ is ff,

- $\tau(\psi_1 \wedge \psi_2)$ is $\tau(\psi_1) \wedge \tau(\psi_2)$,
- $\tau(\psi_1 \vee \psi_2)$ is $\tau(\psi_1) \vee \tau(\psi_2)$,
- if ϕ implies ψ , then $\tau(\phi)$ implies $\tau(\psi)$.

Note that substitutions ($\tau(\psi) = \psi[M/r]$) and implications on the right ($\tau(\psi) = \phi \Rightarrow \psi$) are predicate transformers.

As discussed in §1, predicate transformers suffice for sequentially consistent models, but not relaxed models, where dependency calculation is crucial. For dependency calculation, we use a *family* of predicate transformers, indexed by sets of events. We use τ^D as the predicate transformer applied to any event e where if $d \in D$ then $d < e$.

Def 19. A family of predicate transformers for E consists of a predicate transformer τ^D for each $D \subseteq \mathcal{E}$, such that if $C \cap E \subseteq D$ then $\tau^C(\psi)$ implies $\tau^D(\psi)$.

Def 20. A pomset with predicate transformers is a pomset with preconditions (Def 12), together with a family of predicate transformers for E .

We can covert back and forth between pomsets with preconditions and with predicate transformers. In one direction, *THRD* drops predicate transformers, and in the other, *FORK* adopts the identity transformer.

Def 21. If $P \in \text{THRD}(\mathcal{P})$ then $(\exists P_1 \in \mathcal{P})$

- T1) $E = E_1$,
- T2) $\lambda(e) = \lambda_1(e)$,
- T3) $\kappa(e)$ implies $\kappa_1(e)$.

If $P \in \text{FORK}(\mathcal{P})$ then $(\exists P_1 \in \mathcal{P})$

- F1) $E = E_1$,
- F2) $\lambda(e) = \lambda_1(e)$,
- F3) $\kappa(e)$ implies $\kappa_1(e)$,
- F4) $\tau^D(\psi)$ implies ψ .

We model thread groups as sets of pomsets with preconditions, as in §2.3.

Def 22. Adopting *NIL* and \parallel from Def 12, the semantics of thread groups is:

$$\llbracket S \rrbracket = \text{THRD}[\llbracket S \rrbracket] \quad \llbracket G_1 \parallel G_2 \rrbracket = \llbracket G_1 \rrbracket \parallel \llbracket G_2 \rrbracket \quad \llbracket 0 \rrbracket = \text{NIL}$$

We model commands by adding predicate transformers to Def 12, in order to calculate weakest preconditions.

Def 23. If $P \in \text{ABORT}$ then $E = \emptyset$ and

- $\tau^D(\psi)$ implies ff.

If $P \in \text{SKIP}$ then $E = \emptyset$ and

- $\tau^D(\psi)$ implies ψ .

If $P \in \text{LET}(r, M)$ then $E = \emptyset$ and

- $\tau^D(\psi)$ implies $\psi[M/r]$.

If $P \in \text{IF}(\phi, \mathcal{P}_1, \mathcal{P}_2)$ then $(\exists P_1 \in \mathcal{P}_1) (\exists P_2 \in \mathcal{P}_2)$

1–8) as for *IF* in Def 12,

- 9) $\tau^D(\psi)$ implies $(\phi \Rightarrow \tau_1^D(\psi)) \wedge (\neg\phi \Rightarrow \tau_2^D(\psi))$.

If $P \in (\mathcal{P}_1 ; \mathcal{P}_2)$ then $(\exists P_1 \in \mathcal{P}_1) (\exists P_2 \in \mathcal{P}_2)$

1–5) as for \parallel in Def 1 (ignoring disjointness),

- 6) if $e \in E_1 \setminus E_2$ then $\kappa(e)$ implies $\kappa_1(e)$,
- 7) if $e \in E_2 \setminus E_1$ then $\kappa(e)$ implies $\kappa'_2(e)$,
- 8) if $e \in E_1 \cap E_2$ then $\kappa(e)$ implies $\kappa_1(e) \vee \kappa'_2(e)$, where $\kappa'_2(e) = \tau_1^C(\kappa_2(e))$, where $C = \{c \mid c < e\}$,
- 9) $\tau^D(\psi)$ implies $\tau_1^D(\tau_2^D(\psi))$.

If $P \in \text{STORE}(x, M, \mu)$ then $(\exists v \in \mathcal{V})$

- S1) if $d, e \in E$ then $d = e$,
- S2) $\lambda(e) = \text{W}xv$,
- S3) $\kappa(e)$ implies $M=v$,
- S4) $\tau^D(\psi)$ implies ψ ,
- S5) $\tau^C(\psi)$ implies ψ , where $D \cap E \neq \emptyset$ and $C \cap E = \emptyset$.

If $P \in \text{LOAD}(r, x, \mu)$ then $(\exists v \in \mathcal{V})$

- L1) if $d, e \in E$ then $d = e$,
- L2) $\lambda(e) = \text{R}xv$,
- L3) $\kappa(e)$ implies tt,
- L4) $\tau^D(\psi)$ implies $v=r \Rightarrow \psi$,
- L5) $\tau^C(\psi)$ implies ψ , where $D \cap E \neq \emptyset$ and $C \cap E = \emptyset$,

Def 24. The semantics of commands is:


$$\begin{aligned} \llbracket \text{if}(M)\{S_1\}\text{else}\{S_2\} \rrbracket &= \text{IF}(M \neq 0, \llbracket S_1 \rrbracket, \llbracket S_2 \rrbracket) \\ \llbracket x^\mu := M \rrbracket &= \text{STORE}(x, M, \mu) & \llbracket \text{abort} \rrbracket &= \text{ABORT} \\ \llbracket r := x^\mu \rrbracket &= \text{LOAD}(r, x, \mu) & \llbracket \text{skip} \rrbracket &= \text{SKIP} \\ \llbracket r := M \rrbracket &= \text{LET}(r, M) & \llbracket \text{fork } G \rrbracket &= \text{FORK}[\llbracket G \rrbracket] \\ \llbracket S_1 ; S_2 \rrbracket &= \llbracket S_1 \rrbracket ; \llbracket S_2 \rrbracket \end{aligned}$$

Most of these definitions are straightforward adaptations of §2.3, but the treatment of sequential composition is new. This uses the usual rule for composition of predicate transformers (but preserving the indexing set). For the pomset, we take the union of their events, preserving actions, but crucially in cases 7 and 8 we apply a predicate transformer τ_1^C from the left-hand side to a precondition $\kappa_2(e)$ from the right-hand side to build the precondition $\kappa'_2(e)$. The indexing set C for the predicate transformer is $\{c \mid c < e\}$, so can depend on the causal order.

Ex 25. For read to write dependency, consider:




Putting these together without order, we calculate the precondition $\kappa(e)$ as $\tau_1^C(\kappa_2(e))$, where C is $\{c \mid c < e\}$, which is \emptyset . Since $\tau_1^\emptyset(\psi)$ is ψ , this gives that $\kappa(e)$ is $\kappa_2(e)$, which is $r=1$. This gives the pomset with predicate transformers:



This pomset's preconditions depend on a bound register, so cannot contribute to a top-level pomset.


Putting them together with order, we calculate the precondition $\kappa(e)$ as $\tau_1^C(\kappa_2(e))$, where C is $\{c \mid c < e\}$, which

is $\{d\}$. Since $\tau_1^{\{d\}}(\psi)$ is $(r=1 \Rightarrow \psi)$, this gives that $\kappa(e)$ is $(r=1 \Rightarrow \kappa_2(e))$, which is $(r=1 \Rightarrow r=1)$. This gives the pomsaet with predicate transformers:




This pomset's preconditions do not depend on a bound register, so can contribute to a top-level pomset.

Ex 26. If the read and write choose different values:



Putting these together with order, we have the following, which cannot be part of a top-level pomset:




Ex 27. The predicate transformer we have chosen for L4 is different from the one used traditionally, which is written using substitution. Substitution is also used in [11]. Attempting to write the predicate transformers in this style we have:

- L4) $\tau^D(\psi)$ implies $\psi[v/r]$,
- L5) $\tau^C(\psi)$ implies $(\forall r)\psi$.


This phrasing of L5 says that ψ must be independent of r in order to appear in a top-level pomset. This choice for L5 is forced by Def 19, which states that the predicate transformer for a small subset of E must imply the transformer for a larger subset.

Sadly, this definition fails associativity.


Consider the following, eliding transformers:



Associating to the right and merging:




The precondition of (Wx1) is a tautology, thus we have:



If, instead, we associate to the left:



Sequencing and merging:



In this case, the precondition of (Wx1) is not a tautology, forcing a dependency $(Ry1) \rightarrow (Wx1)$.

Our solution is to Skolemize. We have proven associativity of Def 23 in Agda. The proof requires that predicate transformers distribute through disjunction (Def 18). Since universal quantification does not distribute through disjunction, the attempt to define predicate transformers using substitution fails (in particular for L5.)

2.5. The Road Ahead

The final semantic functions for load, store, and thread initialization are given in Figure 1, at the end of the paper. In §3–5, we explain this definition by looking at its constituent parts, building on Def 23. In §3, we add *quiescence*, which encodes coherence, release-acquire access, and SC access. In §4, we add peculiarities that are necessary for efficient implementation on ARM8. In §5, we discuss other features such as register recycling and address calculation.


The final definitions of load and store are quite complex, due to the inherent complexities of relaxed memory. The core of Def 23, modeling sequential composition, parallel composition, and conditionals, is stable, remaining unchanged in later sections. The messiness of relaxed memory is quarantined to the rules for load and store, rather than permeating the entire semantics.

3. Quiescence


We introduce *quiescence*, which captures *coherence* and *synchronized access*. Recall from §2.1 that formulae include symbols Q_{sc} , Q_{ro}^x , and Q_{wo}^x . We refer to these collectively as *quiescence symbols*. In this section, we will show how these logical symbols can be used to capture coherence and synchronization. This illustrates a feature of our model, which is that many features of weak memory can be captured in the logic, not in the pomset model itself.

3.1. Coherence (CO)


In the logic, the quiescence symbols are just uninterpreted formula, but the semantics uses them as preconditions, to ensure appropriate causal order. For example, *write-write coherence* enforces order between writes to the same location in the same thread. We model this by adding the precondition $(Q_{ro}^x \wedge Q_{wo}^x)$ to events that write to x , for example:




These symbols are left alone in the dependent case, but in the independent case we substitute ff for Q_{wo}^x :



This substitution is part of the predicate transformer:




We treat read-write and write-read coherence similarly:



In this model, there is no read-read coherence, but to restore it we would identify Q_{ro}^x with Q_{wo}^x .

When threads are initialized, we substitute every quiescence symbol with tt, so at top level there are no remaining quiescence symbols, for example:




Def 28. Let $[\phi/Q_{ro}^*]$ be the substitution that replaces all symbols Q_{ro}^x by ϕ , and similarly $[\phi/Q_{wo}^*]$.


Def 29 (CO). Update Def 23 to (L4 unchanged):

- S3) $\kappa(e)$ implies $Q_{ro}^x \wedge Q_{wo}^x \wedge M=v$,
- L3) $\kappa(e)$ implies Q_{wo}^x ,
- T3) $\kappa(e)$ implies $\kappa_1(e)[tt/Q_{ro}^*][tt/Q_{wo}^*]$,
- S4) $\tau^D(\psi)$ implies $\psi[(Q_{wo}^x \wedge M=v)/Q_{wo}^x]$,
- S5) $\tau^C(\psi)$ implies $\psi[ff/Q_{wo}^x]$,
- L4) $\tau^D(\psi)$ implies $v=r \Rightarrow \psi$,
- L5) $\tau^C(\psi)$ implies $\psi[ff/Q_{ro}^x]$.


Ex 30. Def 29 enforces coherence. Consider:




Simplifying, we have:




If we attempt to put these together unordered, the precondition of (Wx2) becomes unsatisfiable:




In order to get a satisfiable precondition for (Wx2), we must introduce order:



Ex 31. S4 includes the substitution $\psi[(Q_{wo}^x \wedge M=v)/Q_{wo}^x]$ to ensure that *left merges* are not quiescent. Consider the following.




Merging the actions, since $2=1$ is unsatisfiable, we have:




This is what we would hope: that the program $x := 1; x := 2$ should only be quiescent if there is a (Wx2) event.

3.2. Synchronized Access (SYNC)

Ex 32. The publication idiom requires that we disallow the execution below, which is allowed by Def 29.



We disallow this by introducing order $(Wx1) \Rightarrow (Wy1)$ and $(Ry1) \Rightarrow (Rx0)$.



Def 33. Let $Q_{ro}^* = \bigwedge_y Q_{ro}^y$, and similarly for Q_{wo}^* . Let formulae Q_{μ}^{Wx} and Q_{μ}^{Rx} be defined:

$$\begin{aligned} Q_{rlx}^{Wx} &= Q_{ro}^x \wedge Q_{wo}^x & Q_{rlx}^{Rx} &= Q_{wo}^x \\ Q_{ra}^{Wx} &= Q_{ro}^* \wedge Q_{wo}^* & Q_{ra}^{Rx} &= Q_{wo}^x \\ Q_{sc}^{Wx} &= Q_{ro}^* \wedge Q_{wo}^* \wedge Q_{sc} & Q_{sc}^{Rx} &= Q_{wo}^* \wedge Q_{sc} \end{aligned}$$

Let $[\phi/Q_{ro}^*]$ substitute ϕ for every Q_{ro}^y , and similarly for Q_{wo}^* . Let substitutions $[\phi/Q_{\mu}^{Wx}]$ and $[\phi/Q_{\mu}^{Rx}]$ be defined:

$$\begin{aligned} [\phi/Q_{rlx}^{Wx}] &= [\phi/Q_{wo}^x] & [\phi/Q_{rlx}^{Rx}] &= [\phi/Q_{ro}^x] \\ [\phi/Q_{ra}^{Wx}] &= [\phi/Q_{wo}^x] & [\phi/Q_{ra}^{Rx}] &= [\phi/Q_{ro}^*, \phi/Q_{wo}^*] \\ [\phi/Q_{sc}^{Wx}] &= [\phi/Q_{wo}^x, \phi/Q_{sc}] & [\phi/Q_{sc}^{Rx}] &= [\phi/Q_{ro}^*, \phi/Q_{wo}^*, \phi/Q_{sc}] \end{aligned}$$


Def 34 (CO/SYNC). Update Def 29 to (S4/L4 unchanged):

- S3) $\kappa(e)$ implies $M=v \wedge Q_{\mu}^{Wx}$,
- L3) $\kappa(e)$ implies Q_{μ}^{Rx} ,
- T3) $\kappa(e)$ implies $\kappa_1(e)[tt/Q_{ro}^*][tt/Q_{wo}^*][tt/Q_{sc}]$,
- S4) $\tau^D(\psi)$ implies $\psi[(Q_{wo}^x \wedge M=v)/Q_{wo}^x]$,
- S5) $\tau^C(\psi)$ implies $\psi[ff/Q_{\mu}^{Wx}]$,
- L4) $\tau^D(\psi)$ implies $v=r \Rightarrow \psi$,
- L5) $\tau^C(\psi)$ implies $\psi[ff/Q_{\mu}^{Rx}]$.


The quiescence formulae indicate what must precede an event. For example, all preceding accesses must be ordered before a releasing write, whereas only writes on x must be ordered before a releasing read on x .

The quiescence substitutions update quiescence symbols in subsequent code. For complete threads, T3 substitutes true. For subsequent independent code, S5 and L5 substitute false. For example, we substitute ff for Q_{ra}^{Wx} in the independent case for a releasing write; this ensures that subsequent writes to x follow the releasing write in top-level pomsets. Similarly, we substitute ff for Q_{ra}^{Rx} in the independent case for an acquiring write; this ensures that all subsequent accesses follow the acquiring read in top-level pomsets.


Ex 35. Def 29 enforces publication. Consider:




Since $Q_{ra}^{Wy}[ff/Q_{rlx}^{Wx}]$ is ff, composing these without order simplifies to:




In order to get a satisfiable precondition for (Wy1), we must introduce order:




Ex 36. Def 29 enforces subscription. Consider:



Since $Q_{rlx}^{Rx}[ff/Q_{ra}^{Ry}]$ is ff, composing these without order simplifies to:



In order to get a satisfiable precondition for (Rx1), we must introduce order:




4. Efficient Implementation on ARMv8


We discuss ARM8 using *external global completion* (EGC) [1] [3, §B2.3.6] which is very close to our model.

4.1. Downgraded Reads (DGR)

Ex 37. The following execution is allowed by ARM8, but disallowed by Def 34. The coherence order between the writes can be witnessed by a separate thread, which we have elided.



Under EGC, this is explained by dropping the order $(Rx2) \Rightarrow (Wy1)$, because $(Rx2)$ is fulfilled by a relaxed write in the same thread.



More generally, this can be understood as a compiler optimization that downgrades a read from ra to rlx when it can be fulfilled by a relaxed write in the same thread.

To model such *downgraded reads*, we use the uninterpreted symbols \downarrow^x .

Def 38. Let $[\phi/\downarrow^*]$ substitute ϕ for every \downarrow^y .

Let formula \downarrow_μ^x and substitution $[\mu/\downarrow^x]$ be defined:


$$\begin{aligned} \downarrow_{rlx}^x &= \text{tt} & [rlx/\downarrow^x] &= [\text{tt}/\downarrow^x] \\ \downarrow_{ra}^x &= \downarrow^x & [ra/\downarrow^x] &= [ff/\downarrow^*] \\ \downarrow_{sc}^x &= \downarrow^x & [sc/\downarrow^x] &= [ff/\downarrow^*] \end{aligned}$$

Def 39 (CO/SYNC/DGR). Update Def 34 to (L4 unchanged):

- S4) $\tau^D(\psi)$ implies $\psi[\mu/\downarrow^x][(\mathcal{Q}_{wo}^x \wedge M=v)/\mathcal{Q}_{wo}^x]$,
- S5) $\tau^C(\psi)$ implies $\psi[\mu/\downarrow^x][ff/\mathcal{Q}_\mu^{Wx}]$,
- L4) $\tau^D(\psi)$ implies $v=r \Rightarrow \psi$,
- L5) $\tau^C(\psi)$ implies $\downarrow_\mu^x \wedge \psi[ff/\mathcal{Q}_\mu^{Rx}]$.

Load actions that require downgrading introduce \downarrow^x . Relaxed stores on x substitute true for \downarrow^x , whereas synchronizing stores substitute false for \downarrow^x .


Ex 40. Revisiting Ex 37 and eliding irrelevant transformers:




Associating right:



Composing, we have, as desired:




Ex 41. One might worry that our model is too permissive for sc access, but ARM8 itself allows some very counterintuitive results for sc access. In the following execution we elide the initializing write (Wy0).




Under EGC, this is explained by dropping the order $(Rx2) \Rightarrow (Ry0)$, because $(Rx2)$ is fulfilled by a relaxed write in the same thread.

4.2. Removing Read-Read dependencies (RRD)

Ex 42. The following execution is allowed by ARM8, but disallowed by Def 34.



Under EGC, this is explained by dropping the order $(Ry1) \rightarrow (Rx0)$, because ARM8 does not include control dependencies between reads in the locally-ordered-before relation.




Since we do not distinguish control dependencies from other dependencies, we are forced to drop all dependencies between reads. In order to do so, we use the uninterpreted symbol W .

Def 43 (RRD). Update Def 23 to:


T3 $\kappa(e)$ implies $\kappa_1(e)[tt/W]$ if $\lambda_1(e)$ is a write,
 $\kappa(e)$ implies $\kappa_1(e)[ff/W]$ otherwise.

L5 $\tau^C(\psi)$ implies $(v=r \vee W) \Rightarrow \psi$,


Ex 44. Revisiting Ex 42 and eliding irrelevant transformers:



Composing sequentially:



Embedding the thread in thread group, **T3** yields:



The precondition of $(Rx0)$ is a tautology, as required.

4.3. Full semantics for ARM

Def 45 combines all of the features of §3–4.

Def 45 (CO/SYNC/DGR/RRD). Update Def 23 to:

S3 $\kappa(e)$ implies $Q_{wo}^{Wx} \wedge M=v$,

L3 $\kappa(e)$ implies Q_{μ}^{Rx} .

T3 $\kappa(e)$ implies $\kappa_1(e)[tt/Q][tt/W]$ if $\lambda_1(e)$ is a write,
 $\kappa(e)$ implies $\kappa_1(e)[tt/Q][ff/W]$ otherwise.


S4 $\tau^D(\psi)$ implies $\psi[(Q_{wo}^x \wedge M=v)/Q_{wo}^x][\mu/\downarrow^x]$

S5 $\tau^C(\psi)$ implies $\psi[ff/Q_{\mu}^{Wx}][\mu/\downarrow^x]$


L4 $\tau^D(\psi)$ implies $v=r \Rightarrow \psi$,

L5 $\tau^C(\psi)$ implies $\downarrow_{\mu}^x \wedge (W \Rightarrow \psi[ff/Q_{\mu}^{Rx}])$.


Ex 46. RRD does not adversely affect subscription (Ex 36).



Since $Q_{ra}^{Ry}[ff/Q_{ra}^{Rx}]$ is false, we have:



If this is the complete thread, we apply **T3** to yield:




Although $(ff \Rightarrow ff)$ is a tautology, \downarrow^y is not. This pomset can only contribute to a top-level pomset if the thread is preceded by a relaxed write to y , allowing $(Ry1)$ to be downgraded to a relaxed read.

Every ARM8 execution is allowed by Def 45. The proof of this fact is simplified by the recent characterization of ARM8 in terms of *external global completion* (EGC) [3, §B2.3.6]. Under EGC, an ARM8 execution is a linearization of per-location program order and a subset of local-order. Every such linearization is also a valid pomset under Def 45.

5. Other Features


5.1. Local Invariant Reasoning (LIR)

Ex 47. JMM causality Test Case 1 [20] states the following execution should be allowed “since interthread compiler analysis could determine that x and y are always non-negative, allowing simplification of $r \geq 0$ to true, and allowing write $y:=1$ to be moved early.”



Under the definitions given thus far, the precondition on $(Wy1)$ can only be satisfied by the read of x , disallowing this execution.

In order to allow such executions, we include memory references in formula, resulting in:



Def 48 (LIR). Update Def 23 to (**L4** unchanged):

S4 $\tau^D(\psi)$ implies $\psi[M/x]$,

S5 $\tau^C(\psi)$ implies $\psi[M/x]$,

L4 $\tau^D(\psi)$ implies $v=r \Rightarrow \psi$,

L5 $\tau^C(\psi)$ implies $(v=r \vee x=r) \Rightarrow \psi$, when $E \neq \emptyset$,


L6 $\tau^B(\psi)$ implies ψ , when $E = \emptyset$.

L5 introduces memory references. It states that to be independent of the read, we must establish both $\psi[v/r]$ and $\psi[x/r]$. If a precondition holds in both circumstances, **S5** allows a local write to satisfy the precondition without introducing dependence.

One reading of **L5** is that when satisfying a precondition ϕ it is safe to ignore a read as long as ϕ is compatible with both the value of the read and the value of the preceding local write. This begs the question: what value must ϕ be compatible with in the case that the pomset is empty? In this


case, there is no value v to check. Therefore the best we can do is to emulate skip, as in L6. In order to eventually arrive at a top-level pomset, this means that subsequent code must be independent of r .

Ex 49. Revisiting Ex 47 and eliding irrelevant transformers:



The precondition of (Wy1) is a tautology, as required.

If L5 required only that $x=r \Rightarrow \psi$, then the following execution would be allowed:




But this would violate the expected local invariant: that all values seen for x are nonnegative.

It is worth emphasizing that this reasoning is local, and therefore unaffected by the introduction of additional threads, as in Test Case 9 [20].

5.2. Register Recycling (ALPHA)

The semantics considered thus far assume that each register is assigned at most once in a program. We relax this by renaming.


Ex 50. JMM causality Test Case 2 [20] states the following execution should be allowed “since redundant read elimination could result in simplification of $r=s$ to true, allowing $y:=1$ to be moved early.”



This execution is not allowed under Def 48, since the precondition of (Wy1) in the independent case is

$$(r=1 \vee r=x) \Rightarrow (s=1 \vee s=r) \Rightarrow (r=s),$$


which is not a tautology. Our solution is to rename registers using the set $\mathcal{S}_E = \{s_e \mid e \in \mathcal{E}\}$, which are banned from source programs, as per §2.1. This allows us to resolve nondeterminism in loads when merging, resulting in:




Def 51 (ALPHA). Update Def 23 to:

- L4) $\tau^D(\psi)$ implies $v=s_e \Rightarrow \psi[s_e/r]$,
- L5) $(\forall s) \tau^C(\psi)$ implies $\psi[s/r]$.

Ex 52. Revisiting Ex 50 and choosing $s_e = r$:




Coalescing and composing:




The precondition of (Wy1) is a tautology, as required.

5.3. If-Closure (IF)

Ex 53. If $S = (x:=1)$, then Def 23 does *not* allow:




However, if $S = (\text{if}(\neg M)\{x:=1\}; \text{if}(M)\{x:=1\})$, then it *does* allow the execution. Looking at the initial program:



The difficulty is that the middle action can coalesce either with the right action, or the left, but not both. Thus, we are stuck with some non-tautological precondition. Our solution is to allow a pomset to contain many events for a single action, as long as the events have disjoint preconditions.

This is not simply a theoretical question; it is observable. For example, Def 23 does not allow the following.

$$r:=y; \text{if}(r)\{x:=1\}; x:=1; \text{if}(\neg r)\{x:=1\}; z:=r \\ \parallel \text{if}(x)\{x:=0\}; \text{if}(x)\{y:=1\}$$



Def 54 (ALPHA/IF). Update Def 23 to:

If $P \in \text{STORE}(x, M, \mu)$ then $(\exists v : E \rightarrow \mathcal{V}) (\exists \theta : E \rightarrow \Phi)$

- S1) if $\theta_d \wedge \theta_e$ is satisfiable then $d = e$,
- S2) $\lambda(e) = Wxv_e$,
- S3) $\kappa(e)$ implies $\theta_e \wedge M=v$,
- S4) $(\forall e \in E \cap D) \tau^D(\psi)$ implies $\theta_e \Rightarrow \psi$,
- S5) $\tau^C(\psi)$ implies $(\exists e \in E \cap C \mid \theta_e) \Rightarrow \psi$,

If $P \in \text{LOAD}(r, x, \mu)$ then $(\exists v : E \rightarrow \mathcal{V}) (\exists \theta : E \rightarrow \Phi)$

- L1) if $\theta_d \wedge \theta_e$ is satisfiable then $d = e$,
- L2) $\lambda(e) = Rxv_e$,
- L3) $\kappa(e)$ implies θ_e .
- L4) $(\forall e \in E \cap D) \tau^D(\psi)$ implies $\theta_e \Rightarrow v_e=s_e \Rightarrow \psi[s_e/r]$,
- L5) $(\forall s) \tau^C(\psi)$ implies $(\exists e \in E \mid \theta_e) \Rightarrow \psi[s/r]$.

If $P \in \text{STORE}(L, M, \mu)$ then $(\exists \ell : E \rightarrow \mathcal{V}) (\exists v : E \rightarrow \mathcal{V}) (\exists \theta : E \rightarrow \Phi)$

S1) if $\theta_d \wedge \theta_e$ is satisfiable then $d = e$,

S2) $\lambda(e) = W[\ell_e]v_e$,

S3) $\kappa(e)$ implies $\theta_e \wedge Q_{\mu}^{W[\ell_e]} \wedge L = \ell_e \wedge M = v_e$,

S4) $(\forall k)(\forall e \in E \cap D) \tau^D(\psi)$ implies $\theta_e \Rightarrow (L=k) \Rightarrow (\psi[M/[k]][\mu/\downarrow^{[k]}][Q_{\mu}^{[k]} \wedge M=v)/Q_{\mu}^{[k]}]$,

S5) $(\forall k) \tau^C(\psi)$ implies $(\exists e \in E \cap C \mid \theta_e) \Rightarrow (L=k) \Rightarrow (\psi[M/[k]][\mu/\downarrow^{[k]}][\text{ff}/Q_{\mu}^{W[k]}])$.

If $P \in \text{LOAD}(r, L, \mu)$ then $(\exists \ell : E \rightarrow \mathcal{V}) (\exists v : E \rightarrow \mathcal{V}) (\exists \theta : E \rightarrow \Phi)$

L1) if $\theta_d \wedge \theta_e$ is satisfiable then $d = e$,

L2) $\lambda(e) = R[\ell_e]v_e$,

L3) $\kappa(e)$ implies $\theta_e \wedge Q_{\mu}^{R[\ell_e]} \wedge L = \ell_e$,

L4) $(\forall k)(\forall e \in E \cap D) \tau^D(\psi)$ implies $\theta_e \Rightarrow (\ell=k) \Rightarrow (L=k \Rightarrow v_e = s_e) \Rightarrow \psi[s_e/r]$,

L5) $(\forall k)(\forall e \in E \setminus C) \tau^C(\psi)$ implies $\theta_e \Rightarrow (L=k) \Rightarrow (\downarrow_{\mu}^{[k]} \wedge ((v_e = s_e \vee [k] = s_e) \Rightarrow \psi[s_e/r][\text{ff}/Q_{\mu}^{R[k]}]))$,

L6) $(\forall k)(\forall s) \tau^B(\psi)$ implies $(\exists e \in E \mid \theta_e) \Rightarrow (L=k) \Rightarrow (\downarrow_{\mu}^{[k]} \wedge \psi[s/r][\text{ff}/Q_{\mu}^{R[k]}])$.

If $P \in \text{THRD}(\mathcal{P})$ then $(\exists P_1 \in \mathcal{P})$

T1) $E = E_1$,

T2) $\lambda(e) = \lambda_1(e)$,

T3) $\kappa(e)$ implies $\kappa_1(e)[\text{tt}/Q_{\mu}^*][\text{tt}/Q_{\mu}^*][\text{tt}/Q_{\mu}^*][\text{tt}/W]$ if $\lambda_1(e)$ is a write,
 $\kappa(e)$ implies $\kappa_1(e)[\text{tt}/Q_{\mu}^*][\text{tt}/Q_{\mu}^*][\text{tt}/Q_{\mu}^*][\text{ff}/W]$ otherwise.

Figure 1. Full Semantics of Loads, Stores and Threads (See Def 33 for Q_{μ}^{Wx} and Q_{μ}^{Rx} and Def 38 for \downarrow_{μ}^x and $[\mu/\downarrow^x]$)

Ex 55. Revisiting Ex 53, we can split the middle command:

$\text{if}(M)\{x := 1\} \quad x := 1 \quad \text{if}(\neg M)\{x := 1\}$
 $\begin{array}{ccc} d \boxed{M \mid Wx1} & d \boxed{\neg M \mid Wx1} & e \boxed{M \mid Wx1} \\ & & e \boxed{\neg M \mid Wx1} \end{array}$

Coalescing events gives the desired result.

These examples show that we must allow inconsistent predicates in a single pomset, unlike [11].

5.4. Address Calculation (ADDR)

Def 56 (ADDR). Update Def 23 to existentially quantify over ℓ in *STORE* and *LOAD*:

S2) $\lambda(e) = W[\ell]v$,

L2) $\lambda(e) = R[\ell]v$.

S3) $\kappa(e)$ implies $L = \ell \wedge M = v$,

L3) $\kappa(e)$ implies $L = \ell$.

S4) $(\forall k) \tau^D(\psi)$ implies $L = k \Rightarrow \psi$,

S5) $(\forall k) \tau^C(\psi)$ implies $L = k \Rightarrow \psi$,

L4) $(\forall k) \tau^D(\psi)$ implies $\ell = k \Rightarrow (L = k \Rightarrow v = r) \Rightarrow \psi$,

L5) $(\forall k) \tau^C(\psi)$ implies $L = k \Rightarrow \psi$.

Ex 57. Def 56 is naive with respect to merging events. Consider the following example from [11]:

$[r] := 0; [0] := !r \quad [r] := 0; [0] := !r$
 $\begin{array}{ccc} c \boxed{r=1 \mid W[1]0} & d \boxed{r=1 \mid W[0]0} & d \boxed{r=0 \mid W[0]0} \xrightarrow{e} \boxed{r=0 \mid W[0]1} \end{array}$

Merging, we have:

$\text{if}(M)\{[r] := 0; [0] := !r\} \text{ else } \{[r] := 0; [0] := !r\}$
 $\begin{array}{ccc} c \boxed{r=1 \mid W[1]0} & d \boxed{r=0 \vee r=1 \mid W[0]0} & e \boxed{r=0 \mid W[0]1} \end{array}$

The precondition of $W[0]0$ is a tautology; however, this is not possible for $([r] := 0; [0] := !r)$ alone, using Def 56. The

full semantics, given in Figure 1, enables this execution using if-closure. The individual commands have the pomsets:

$[r] := 0 \quad [0] := !r$
 $\begin{array}{cc} c \boxed{r=1 \mid W[1]0} & d \boxed{r=1 \mid W[0]0} \\ d \boxed{r=0 \mid W[0]0} & e \boxed{r=0 \mid W[0]1} \end{array}$

Sequencing and merging, we have:

$[r] := 0; [0] := !r$
 $\begin{array}{ccc} c \boxed{r=1 \mid W[1]0} & d \boxed{r=0 \vee r=1 \mid W[0]0} & e \boxed{r=0 \mid W[0]1} \end{array}$

The precondition of $(W[0]0)$ is a tautology, as required.

6. Conclusions

We have presented the first model of relaxed memory that treats sequential composition as a first-class citizen. The model builds directly on [11].

For sequential composition, parallel composition and the conditional, we believe that the definition is *natural*, even *canonical*. For stores and loads, instead, the definition in Figure 1 is a Frankenstein's monster of features. This complexity is *essential*, however, not just an accident of our poor choices. Relaxed memory models must please many audiences: compiler writers want one thing, hardware designers another, and programmers yet another still. The result is inevitably full of compromise.

Given that *complexity* cannot be eliminated from relaxed memory models, the best one can do is attempt to understand its causes. We have broken the problem into eight manageable pieces, discussed throughout §3–5. Def 45 summarizes all the features necessary for efficient implementation on ARM8.

Logic is the thread that sews these features together.

References

- [1] J. Alglave. This commit adds three alternative formulations of the arm model, both for non-mixed and mixed size accesses. <https://github.com/herd/herdtools7/commit/685ee4>, June 2020.
- [2] J. Alglave, L. Maranget, and M. Tautschnig. Herding cats: Modelling, simulation, testing, and data mining for weak memory. *ACM Trans. Program. Lang. Syst.*, 36(2):7:1–7:74, July 2014. ISSN 0164-0925. doi: 10.1145/2627752. URL <http://doi.acm.org/10.1145/2627752>.
- [3] Arm Limited. Arm architecture reference manual: Armv8, for Armv8-A architecture profile (issue F.c). <https://developer.arm.com/documentation/ddi0487/latest>, July 2020.
- [4] S. D. Brookes. Full abstraction for a shared-variable parallel language. *Inf. Comput.*, 127(2):145–163, 1996. doi: 10.1006/inco.1996.0056. URL <https://doi.org/10.1006/inco.1996.0056>.
- [5] S. Chakraborty and V. Vafeiadis. Grounding thin-air reads with event structures. *PACMPL*, 3(POPL):70:1–70:28, 2019. doi: 10.1145/3290383. URL <https://doi.org/10.1145/3290383>.
- [6] E. W. Dijkstra. Guarded commands, nondeterminacy and formal derivation of programs. *Commun. ACM*, 18(8):453–457, 1975. doi: 10.1145/360933.360975. URL <https://doi.org/10.1145/360933.360975>.
- [7] B. Dongol, R. Jagadeesan, and J. Riely. Modular transactions: bounding mixed races in space and time. In J. K. Hollingsworth and I. Keidar, editors, *Proceedings of the 24th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP 2019, Washington, DC, USA, February 16-20, 2019*, pages 82–93. ACM, 2019. doi: 10.1145/3293883.3295708. URL <https://doi.org/10.1145/3293883.3295708>.
- [8] J. L. Gischer. The equational theory of pomsets. *Theoretical Computer Science*, 61(2):199–224, 1988. ISSN 0304-3975. doi: 10.1016/0304-3975(88)90124-7. URL <http://www.sciencedirect.com/science/article/pii/0304397588901247>.
- [9] C. Hoare. An axiomatic basis for computer programming. *Commun. ACM*, 12(10):576–580, Oct. 1969. ISSN 0001-0782. doi: 10.1145/363235.363259. URL <http://doi.acm.org/10.1145/363235.363259>.
- [10] R. Jagadeesan, C. Pitcher, and J. Riely. Generative operational semantics for relaxed memory models. In *Proceedings of the 19th European Conference on Programming Languages and Systems, ESOP’10*, pages 307–326, Berlin, Heidelberg, 2010. Springer-Verlag. ISBN 3-642-11956-5, 978-3-642-11956-9. doi: 10.1007/978-3-642-11957-6_17. URL http://dx.doi.org/10.1007/978-3-642-11957-6_17.
- [11] R. Jagadeesan, A. Jeffrey, and J. Riely. Pomsets with preconditions: a simple model of relaxed memory. *Proc. ACM Program. Lang.*, 4(OOPSLA):194:1–194:30, 2020. doi: 10.1145/3428262. URL <https://doi.org/10.1145/3428262>.
- [12] J. Kang, C. Hur, O. Lahav, V. Vafeiadis, and D. Dreyer. A promising semantics for relaxed-memory concurrency. In G. Castagna and A. D. Gordon, editors, *Proceedings of the 44th ACM SIGPLAN Symposium on Principles of Programming Languages, POPL 2017, Paris, France, January 18-20, 2017*, pages 175–189. ACM, 2017. URL <http://dl.acm.org/citation.cfm?id=3009850>.
- [13] L. Lamport. How to make a multiprocessor computer that correctly executes multiprocess programs. *IEEE Trans. Comput.*, 28(9):690–691, Sept. 1979. ISSN 0018-9340. doi: 10.1109/TC.1979.1675439. URL <https://doi.org/10.1109/TC.1979.1675439>.
- [14] L. Liu, T. Millstein, and M. Musuvathi. Accelerating sequential consistency for java with speculative compilation. In *Proceedings of the 40th ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI 2019*, pages 16–30, New York, NY, USA, 2019. ACM. ISBN 978-1-4503-6712-7. doi: 10.1145/3314221.3314611. URL <http://doi.acm.org/10.1145/3314221.3314611>.
- [15] J. Manson, W. Pugh, and S. V. Adve. The java memory model. *SIGPLAN Not.*, 40(1):378–391, Jan. 2005. ISSN 0362-1340. doi: 10.1145/1047659.1040336. URL <http://doi.acm.org/10.1145/1047659.1040336>.
- [16] A. W. Mazurkiewicz. Introduction to trace theory. In V. Diekert and G. Rozenberg, editors, *The Book of Traces*, pages 3–41. World Scientific, 1995. doi: 10.1142/9789814261456_0001. URL https://doi.org/10.1142/9789814261456_0001.
- [17] J. Pichon-Pharabod and P. Sewell. A concurrency semantics for relaxed atomics that permits optimisation and avoids thin-air executions. In *Proceedings of the 43rd Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, POPL ’16*, pages 622–633, New York, NY, USA, 2016. ACM. ISBN 978-1-4503-3549-2. doi: 10.1145/2837614.2837616. URL <http://doi.acm.org/10.1145/2837614.2837616>.
- [18] G. D. Plotkin and V. R. Pratt. Teams can see pomsets. In D. A. Peled, V. R. Pratt, and G. J. Holzmann, editors, *Partial Order Methods in Verification, Proceedings of a DIMACS Workshop, Princeton, New Jersey, USA, July 24-26, 1996*, volume 29 of *DIMACS Series in Discrete Mathematics and Theoretical Computer Science*, pages 117–128. DIMACS/AMS, 1996. doi: 10.1090/dimacs/029/07. URL <https://doi.org/10.1090/dimacs/029/07>.
- [19] A. Podkopaev. Private correspondence, Nov. 2020.
- [20] W. Pugh. Causality test cases, 2004. URL <https://perma.cc/PJT9-XS8Z>.

Appendix A. Relation to Traditional Predicate Transformers

[Todo.]

Appendix B. Completed Pomsets and Fork-Join

[Todo.]

Appendix C. Substitutions

It is also possible to collapse x and r in the semantics of this paper:

L4 $\tau^D(\psi)$ implies $v=r \Rightarrow \psi[r/x]$,

L5 $\tau^C(\psi)$ implies $(v=r \vee x=r) \Rightarrow \psi[r/x]$.

This semantics is incomparable to that the version without the substitution of $[r/x]$.

Ex 58. Consider the following:

$\text{if}(r \wedge s \text{ even})\{y:=1\}; \text{if}(r \wedge s)\{z:=1\}$

$(r \wedge s \text{ even} \mid Wy1)$

$(r \wedge s \mid Wz1)$

Prepending $(s:=x)$, we get the same result regardless of whether we substitute $[s/x]$, since x does not occur in either precondition. Here we show the independent case:

$s:=x; \text{if}(r \wedge s \text{ even})\{y:=1\}; \text{if}(r \wedge s)\{z:=1\}$

$(2=s \vee x=s) \Rightarrow (r \wedge s \text{ even}) \mid Wy1$

$(Rx2)$

$(2=s \vee x=s) \Rightarrow (r \wedge s) \mid Wz1$


Prepending $(r:=x)$, we now get different results since the preconditions mention x . Without substitution:

$r:=x; s:=x; \text{if}(r \wedge s \text{ even})\{y:=1\}; \text{if}(r \wedge s)\{z:=1\}$

$(Rx1) \rightarrow 1=r \Rightarrow (2=s \vee x=s) \Rightarrow (r \wedge s \text{ even}) \mid Wy1$

$(Rx2) \rightarrow 1=r \Rightarrow (2=s \vee x=s) \Rightarrow (r \wedge s) \mid Wz1$

Prepending $(x:=0)$, which substitutes $[0/x]$, the precondition of $(Wy1)$ becomes $(1=r \Rightarrow (2=s \vee 0=s) \Rightarrow (r \wedge s \text{ even}))$, which is a tautology, whereas the precondition of $(Wz1)$ becomes $(1=r \Rightarrow (2=s \vee 0=s) \Rightarrow (r \wedge s))$, which is not. In order to be top-level, $Wz1$ must depend on $Rx2$; in this case the precondition becomes $(1=r \Rightarrow 2=s \Rightarrow (r \wedge s))$, which is a tautology.




The situation reverses with the substitution $[r/x]$:

$r:=x; s:=x; \text{if}(r \wedge s \text{ even})\{y:=1\}; \text{if}(r \wedge s)\{z:=1\}$

$(Rx1) \rightarrow 1=r \Rightarrow (2=s \vee r=s) \Rightarrow (r \wedge s \text{ even}) \mid Wy1$

$(Rx2) \rightarrow 1=r \Rightarrow (2=s \vee r=s) \Rightarrow (r \wedge s) \mid Wz1$

Prepending $(x:=0)$:



The dependency has changed from $(Rx2) \rightarrow (Wz1)$ to $(Rx2) \rightarrow (Wy1)$. The resulting sets of pomsets are incomparable.

Thinking in terms of hardware, the difference is whether reads update the cache, thus clobbering preceding writes. With $[r/x]$, reads clobber the cache, whereas without the substitution, they do not. Since most caches work this way, the model with $[r/x]$ is likely preferred for modeling hardware. In a software model, however, we see no reason to prefer one of these over the other.

Appendix D. Differences with OOPSLA

Substitution. [11] uses substitution rather than Skolemizing. Indeed our use of Skolemization is motivated by disjunction closure for predicate transformers, which do not appear in [11]; see §2.4.

In §5.1, we give the semantics of load for nonempty pomsets as:

L4 $\tau^D(\psi)$ implies $v=r \Rightarrow \psi$,

L5 $\tau^C(\psi)$ implies $(v=r \vee x=r) \Rightarrow \psi$.

In [11], the definition is roughly as follows:

L4 $\tau^D(\psi)$ implies $\psi[v/r][v/x]$,

L5 $\tau^C(\psi)$ implies $\psi[v/r][v/x] \wedge \psi[x/r]$.

These substitutions collapse x and r , allowing local invariant reasoning, as in §5.1. Without Skolemizing it is necessary to substitute $[x/r]$, since the reverse substitution $[r/x]$ is useless when r is bound.


Removing the substitution of $[x/r]$ in the independent case has a small technical advantage: we no longer require *extended* expressions (which include memory references), since substitutions no longer introduce memory references.

Ex 59. The substitution $[x/r]$ does not work with Skolemization, even for the dependent case. It forces the reads to the same values.

L4 $\tau^D(\psi)$ implies $v=x \Rightarrow \psi[x/r]$,

For example


$r:=x; s:=x; \text{if}(r < s)\{y:=1\}$




Consistency. [11] imposes *consistency* and *causal strengthening*. To see that we must allow inconsistent preconditions, see §5.3.

Ex 60. The lack of causal strengthening does not cause thin-air executions, as it would in [11], but the predicate transformers are quite delicate.


Consider the following program, from [11, §5], where initially $x = 0$, $y = 0$, $[0] = 0$, $[1] = 2$, and $[2] = 1$. It should only be possible to read 0, disallowing the attempted execution below:



Using Def 43 with Def 56 and looking at the left thread:




Composing, we have:



Parallel Composition. In [11, §2.4], parallel composition is defined allowing coalescing of events. Here we have forbidden coalescing. This difference appears to be arbitrary. In [11], however, there is a mistake in the handling of termination actions. The predicates should be joined using \wedge , not \vee .


Internal Acquiring Reads. Shortly after publication, Podkopaev [19] noticed a shortcoming of the implementation on ARM8 in [11, §7]. The proof given there assumes that all internal reads can be dropped. However, this is not the case for acquiring reds. For example, [11] disallows the following execution, which is allowed by ARM8 and TSO.




The solution we have adopted is to allow an acquiring read to be downgraded to a relaxed read when it is preceded (sequentially) by a relaxed write that could fulfill it. This solution allows executions that are not allowed under ARM8 since we do not insist that the local relaxed write is actually read from. This may seem counterintuitive, but we don't see a local way to be more precise.

As a result, we use a different proof strategy for ARM8 implementation, which does not rely on read elimination. The proof idea uses a recent alternative characterization of ARM8 [1, 3].

Redundant Read Elimination. Contrary to the claim, redundant read elimination fails for [11]. We discussed redundant read elimination in §5.2. Consider JMM Causality Test Case 2, which we discussed there.




Under the semantics of [11], we have




The precondition of (Wy1) is *not* a tautology, and therefore redundant read elimination fails. (It is a tautology in $r := x$; $s := r$; $\text{if } (r=s) \{ y := 1 \}$.) In [11, §3.1], we incorrectly stated that the precondition of (Wy1) was $1=1 \wedge x=x$.

Triangular Races. The notion of data-race for local data-race freedom is incorrect in [11].



Consider the prefix with everything but the read of x . When extending this prefix as above, the read sees a stale value. The local DRF theorem requires that whenever such a stale read is possible there is an SC execution that can be derived simply by changing the read, and further, that this SC execution has a data-race. In this example, there is an SC execution, but it does not exhibit a data-race by the definition of [11].



This error is inherited from [7, Lemma A.4], which assumes that (Rx1) and (Wx2) are racing in the first execution because they are not ordered by happens-before. But this is false since neither is plain.

We believe that the fix to consider a broader notion of data race when stating local DRF with mixed-mode access.