

# Sequential Composition for Relaxed Memory: Pomsets with Predicate Transformers

Anonymous  
Anonymous Institution

*Abstract*—Program logics and semantics tell us that when executing  $((S1; S2), \text{state0})$ , we execute  $(S1, \text{state0})$  to arrive at  $\text{state1}$ , then execute  $(S2, \text{state1})$  to arrive at the final  $\text{state2}$ .

This is a delightfully simple story that can be explained to children. It is also a lie.

Processors execute instructions out of order, due to pipelines and caches. Compilers reorder programs even more dramatically. All of this reordering is meant to be unobservable in single-threaded code. In multi-threaded code, however, all bets are off. A formal attempt to understand the resulting mess is known as a “relaxed memory model.”

Most of the relaxed memory models that have been proposed are designed to help us understand whole program execution: they have no compositionality properties whatsoever. Recently, denotation models have appeared that treat *concurrent* execution compositionally. One such model is “Pomsets with Preconditions”. It remains an open question, however, whether it is possible to treat *sequential* execution compositionally in such a model, without overly restricting processors and compilers.

We propose adding families of predicate transformers to Pomsets with Preconditions. The resulting model is denotational, supporting both parallel and sequential composition. When composing  $(S1; S2)$ , the predicate transformer used to validate the precondition of an event in  $S2$  is chosen based on the dependency order from  $S1$  into this event. As usual in work on relaxed memory, we have not handled loops or recursion.

Happily, most of the results expected of a relaxed memory model can be established by appeal to prior work. So here we are able to concentrate on the model itself. The model is formalized in Agda, where we have established associativity for sequential composition.

For the memory-model specialist, we retain the good properties of the prior work on Pomsets with Preconditions, fixing some errors along the way. These properties include efficient implementation on ARMv8, support for compiler optimizations, support for logics that prove the absence of thin-air behaviors, and a local data race freedom theorem.

## 1. Introduction

Our approach follows that of weakest precondition semantics of Dijkstra [5], which provides an alternative characterization of Hoare logic [7] by mapping postconditions to preconditions.

## 2. Model

Batty suggest example where dependencies are added and also go away, perhaps by store forwarding. Something like:  $(r=x; y=1); (s=y; z=s+r)$

### 2.1. Preliminaries

The syntax is built from

- a set of *values*  $\mathcal{V}$ , ranged over by  $v, w, \ell, k$ ,
- a set of *registers*  $\mathcal{R}$ , ranged over by  $r, s$ ,
- a set of *expressions*  $\mathcal{M}$ , ranged over by  $M, N, L$ .

*Memory locations* are tagged values, written  $[\ell]$ . Let  $\mathcal{X}$  be the set of memory locations, ranged over by  $x, y, z$ .

We require that

- values and registers are disjoint,
- values include at least the constants 0 and 1,
- expressions include at least registers and values,
- expressions do *not* include memory locations.

We model the following language.

$$\begin{aligned} \mu &::= \text{rlx} \mid \text{ra} \mid \text{sc} \\ S &::= \text{abort} \mid \text{skip} \mid r := M \mid r := [L]^\mu \mid [L]^\mu := M \\ &\quad \mid \text{fork } G \mid S_1; S_2 \mid \text{if } (M) \{ S_1 \} \text{ else } \{ S_2 \} \\ G &::= 0 \mid S \mid G_1 \parallel G_2 \end{aligned}$$

*Memory modes*,  $\mu$ , are relaxed (rlx), release-acquire (ra), and sequentially consistent (sc). Relaxed mode is the default; we regularly elide it from examples. ra/sc accesses are collectively known as *synchronized accesses*.

*Commands*, aka *statements*,  $S$ , include memory accesses at a given mode, as well as the usual structural constructs. *Thread groups*,  $G$ , include commands and 0, which denotes inaction. The fork command spawns a thread group.

The semantics is built from the following.

- a set of *events*  $\mathcal{E}$ , ranged over by  $e, d, c, b$ ,
- a set of *actions*  $\mathcal{A}$ , ranged over by  $a$ ,
- a set of *logical formulae*  $\Phi$ , ranged over by  $\phi, \psi, \theta$ .

Subsets of  $\mathcal{E}$  are ranged over by  $E, D, C, B$ .

We require that:

- actions include writes ( $Wxv$ ) and reads ( $Rxv$ ),
- formulae include equalities ( $M=N$ ) and ( $M=x$ ),
- formulae include symbols  $Q_{sc}, Q_{ra}, Q_{rw}^x, Q_{wo}^x, \downarrow^x, W$ ,
- formulae are closed under negation, conjunction, disjunction, and substitutions  $[M/r]$  and  $[M/x]$ ,

- there is an entailment relation  $\models$  between formulae,
- $\models$  has the expected semantics for  $=, \neg, \wedge, \vee, \Rightarrow$ ,
- $Q_{sc} \models Q_{ra} \models Q_{rw}^x \models Q_{wo}^y$  when  $x = y$ .

Logical formulae include equations over locations and registers, such  $(x=1)$  and  $(r=s+1)$ . We use expressions as formulae, coercing  $M$  to  $M \neq 0$ . Formulae are subject to substitutions of the form  $[M/r]$  and  $[M/x]$ ; actions are not.

We say  $\phi$  *implies*  $\psi$  if  $\phi \models \psi$ . We say  $\phi$  is a *tautology* if  $\text{tt} \models \phi$ . We say  $\phi$  is *unsatisfiable* if  $\phi \models \text{ff}$ .

We additionally assume that either:

- each register appears at most once in a program, or
- there are registers  $\mathcal{S}_\mathcal{E} = \{s_e \mid e \in \mathcal{E}\}$  that do not appear in programs.

In contexts that make no use of  $\mathcal{S}_\mathcal{E}$ , we make the first assumption.

## 2.2. Pomsets

We first consider a fragment of our language that can be modeled using simple pomsets.

**Def 1.** A *pomset* over  $\mathcal{A}$  is a tuple  $(E, \leq, \lambda)$  where

- $E \subset \mathcal{E}$  is a set of *events*,
- $\leq \subseteq (E \times E)$  is the *causality* partial order,
- $\lambda : E \rightarrow \mathcal{A}$  is a *labeling*.

Let  $P$  range over pomsets, and  $\mathcal{P}$  over sets of pomsets.

We lift terminology from actions to events. For example, we say that  $e$  writes  $x$  if  $\lambda(e)$  writes  $x$ . We also drop quantifiers when clear from context, such as  $(\forall e \in E)(\forall x \in \mathcal{X})$ .

**Def 2.** Action  $(Wxv)$  *matches*  $(Ryw)$  when  $v = w$ . Action  $(Wxv)$  *blocks*  $(Ryw)$ , for any  $v, w$ .

Event  $e$  is *fulfilled* if there is a  $d \leq e$  which matches it and, for any  $c$  which can block  $e$ , either  $c \leq d$  or  $e \leq c$ .

Pomset  $P$  is *fulfilled* if every read in  $P$  is fulfilled.

**Def 3.** Actions  $a$  and  $b$  are *independent* (notation  $a \leftrightarrow b$ ) if either both are reads or they are accesses to different locations. Formally  $\leftrightarrow = \{(Rxv, Ryw)\} \cup \{(Rxv, Wyw), (Wxv, Ryw), (Wxv, Wyw) \mid x \neq y\}$ .

Actions that are not independent are in *conflict*.

This use of independency is inspired by Mazurkiewicz [10]. It is worth noting that if  $\leftrightarrow$  is taken to be the empty relation, then fulfilled pomsets in the following semantics correspond to sequentially consistent executions [9] up to mumbling [4].

**Def 4.** If  $P \in \text{NIL}$  then  $E = \emptyset$ .

If  $P \in (\mathcal{P}_1 \parallel \mathcal{P}_2)$  then  $(\exists P_1 \in \mathcal{P}_1) (\exists P_2 \in \mathcal{P}_2)$

- 1)  $E = (E_1 \cup E_2)$ ,
- 2) if  $e \in E_1$  then  $\lambda(e) = \lambda_1(e)$ ,
- 3) if  $e \in E_2$  then  $\lambda(e) = \lambda_2(e)$ ,
- 4) if  $d \leq_1 e$  then  $d \leq e$ ,
- 5) if  $d \leq_2 e$  then  $d \leq e$ ,
- 6)  $E_1$  and  $E_2$  are disjoint.

If  $P \in (a \rightarrow \mathcal{P}_2)$  then  $(\exists P_2 \in \mathcal{P}_2)$

- 1)  $E = (E_1 \cup E_2)$ ,
- 2) if  $d, e \in E_1$  then  $d = e$ ,
- 3) if  $e \in E_1$  then  $\lambda(e) = a$ ,
- 4) if  $e \in E_2$  then  $\lambda(e) = \lambda_2(e)$ ,
- 5) if  $d \leq_2 e$  then  $d \leq e$ ,
- 6) if  $d \in E_1$  and  $e \in E_2$  then either  $d \leq e$  or  $a \leftrightarrow \lambda_2(e)$ .

**Def 5.** For a language fragment, the semantics is:

$$\begin{aligned} \llbracket x^\mu := v; S \rrbracket &= (Wxv) \rightarrow \llbracket S \rrbracket & \llbracket \text{skip} \rrbracket &= \llbracket 0 \rrbracket = \text{NIL} \\ \llbracket r := x^\mu; S \rrbracket &= \bigcup_v (R xv) \rightarrow \llbracket S \rrbracket & \llbracket G_1 \parallel G_2 \rrbracket &= \llbracket G_1 \rrbracket \parallel \llbracket G_2 \rrbracket \end{aligned}$$


In this semantics, both *skip* and 0 map to the empty pomset. Parallel composition is disjoint union, inheriting labeling and order from the two side. Prefixing may add a new action (on the left) to an existing pomset (on the right), inheriting labeling and order from the right.

**Ex 6.** Mumbling is allowed, since there is no requirement that left and right be disjoint in the definition of prefixing. Both of the pomsets below are allowed.



In the left pomset, the order between the events is enforced by clause 6, since the actions are in conflict.

**Ex 7.** Although this model enforces coherence, it is very weak. For example, it makes no distinction between synchronizing and relaxed access, thus allowing:



We show how to enforce the intended semantics, where  $(Wy1)$  *publishes*  $(Wx1)$  in Ex 31.

In diagrams, we use different shapes and colors for arrows and events. These are included only to help the reader understand why order is included. We adopt the following conventions (dependency and synchronization order will appear later in the paper):

- relaxed accesses are blue, with a single border,
- synchronized accesses are red, with a double border,
- $e \rightarrow d$  arises from fulfillment, where  $e$  matches  $d$ ,
- $e \dashrightarrow d$  arises either from fulfillment, where  $e$  blocks  $d$ , or from prefixing, where  $e$  was prefixed before  $d$  and their actions *conflict*,
- $e \rightarrow d$  arises from control/data/address dependency,
- $e \rightarrow d$  arises from *synchronized access*.

**Def 8.**  $\mathcal{P}_1$  *refines*  $\mathcal{P}_2$  if  $\mathcal{P}_1 \subseteq \mathcal{P}_2$ .

**Ex 9.** Ex 6 shows that  $\llbracket x := 1 \rrbracket$  refines  $\llbracket x := 1; x := 1 \rrbracket$ .

## 2.3. Pomsets with Preconditions

[Problem with previous section is that notion of dependency is impoverished]

The model described here is essentially the model of [8], restricting attention to relaxed access. We discuss the differences in the appendix.

**Def 10.** A *pomset with preconditions* is a pomset together with  $\kappa : E \rightarrow \Phi$ .

**Def 11.** A pomset with preconditions is *top level* if it is fulfilled and every precondition is a tautology.

**Def 12.** If  $P \in NIL$  then  $E = \emptyset$ .

If  $P \in (\mathcal{P}_1 \parallel \mathcal{P}_2)$  then  $(\exists P_1 \in \mathcal{P}_1) (\exists P_2 \in \mathcal{P}_2)$

1–6) as for  $\parallel$  in Def 4,

- 7) if  $e \in E_1$  then  $\kappa(e)$  implies  $\kappa_1(e)$ ,
- 8) if  $e \in E_2$  then  $\kappa(e)$  implies  $\kappa_2(e)$ .

If  $P \in IF(\phi, \mathcal{P}_1, \mathcal{P}_2)$  then  $(\exists P_1 \in \mathcal{P}_1) (\exists P_2 \in \mathcal{P}_2)$

1–5) as for  $\parallel$  in Def 4 (ignoring disjointness),

- 6) if  $e \in E_1 \setminus E_2$  then  $\kappa(e)$  implies  $\phi \wedge \kappa_1(e)$ ,
- 7) if  $e \in E_2 \setminus E_1$  then  $\kappa(e)$  implies  $\neg\phi \wedge \kappa_2(e)$ ,
- 8) if  $e \in E_1 \cap E_2$  then  $\kappa(e)$  implies  $(\phi \Rightarrow \kappa_1(e)) \wedge (\neg\phi \Rightarrow \kappa_2(e))$ .

If  $P \in ST(x, M, \mathcal{P}_2)$  then  $(\exists P_2 \in \mathcal{P}_2) (\exists v \in \mathcal{V})$

1–6) as for  $(Wxv) \rightarrow \mathcal{P}_2$  in Def 4,

- 7) if  $e \in E_1 \setminus E_2$  then  $\kappa(e)$  implies  $M=v$ ,
- 8) if  $e \in E_2 \setminus E_1$  then  $\kappa(e)$  implies  $\kappa_2(e)$ ,
- 9) if  $e \in E_1 \cap E_2$  then  $\kappa(e)$  implies  $M=v \vee \kappa_2(e)$ .

If  $P \in LD(r, x, \mathcal{P}_2)$  then  $(\exists P_2 \in \mathcal{P}_2) (\exists v \in \mathcal{V})$

1–6) as for  $(Rxv) \rightarrow \mathcal{P}_2$  in Def 4,

- 7) if  $e \in E_2 \setminus E_1$  then either  $\kappa(e)$  implies  $r=v \Rightarrow \kappa_2(e)$  and  $(\exists d \in E_1) d < e$ , or  $\kappa(e)$  implies  $(r=v \vee r=x) \Rightarrow \kappa_2(e)$ .

**Def 13.** For a language fragment, the semantics is:

$$\begin{aligned} \llbracket \text{if } (M) \{ S_1 \} \text{ else } \{ S_2 \} \rrbracket &= IF(M \neq 0, \llbracket S_1 \rrbracket, \llbracket S_2 \rrbracket) \\ \llbracket x^\mu := M; S \rrbracket &= ST(x, M, \llbracket S \rrbracket) \quad \llbracket \text{skip} \rrbracket = \llbracket 0 \rrbracket = NIL \\ \llbracket r := x^\mu; S \rrbracket &= LD(r, x, \llbracket S \rrbracket) \quad \llbracket G_1 \parallel G_2 \rrbracket = \llbracket G_1 \rrbracket \parallel \llbracket G_2 \rrbracket \end{aligned}$$

Following our convention for subscripts, in the final clause of  $LD$ ,  $<$  refers to the order of  $P$ . Also note that  $LD$  does not constrain  $\kappa(e)$  if  $e \in E_1$ .

**Ex 14.** Dependency

**Ex 15.** Independency

**Ex 16.** Conditional merging events

## 2.4. Pomsets with Predicate Transformers

[The problem with the previous section is that there's no story for sequential composition.]

The final semantic functions for load and store, given in Figure 1, are quite complex. We explain the definition by looking at its constituent parts, starting with Def 22, below, which captures dependency. In §3, we add *quiescence*, which encodes coherence, release-acquire and SC access, and termination. In §4, we add peculiarities that are necessary for

efficient implementation on ARM8. In §5, we discuss the complications required to validate if-closure and to allow address calculation.

**Def 17.** A *predicate transformer* is a function  $\tau : \Phi \rightarrow \Phi$  such that

- $\tau(\text{ff})$  is  $\text{ff}$ ,
- $\tau(\psi_1 \wedge \psi_2)$  is  $\tau(\psi_1) \wedge \tau(\psi_2)$ ,
- $\tau(\psi_1 \vee \psi_2)$  is  $\tau(\psi_1) \vee \tau(\psi_2)$ ,
- if  $\phi$  implies  $\psi$ , then  $\tau(\phi)$  implies  $\tau(\psi)$ .

**Def 18.** A *family of predicate transformers* for  $E$  consists of a predicate transformer  $\tau^D$  for each  $D \subseteq \mathcal{E}$ , such that if  $C \cap E \subseteq D$  then  $\tau^C(\psi)$  implies  $\tau^D(\psi)$ .

Note that in a family of predicate transformers for  $E$ , transformers for smaller subsets of  $E$  are stronger.

**Def 19.** A pomset with predicate transformers is a pomset with preconditions, together with a family of predicate transformers for  $E$ .

*THRD* converts a pomset with predicate transformers into a pomset with preconditions by dropping the predicate transformer. For the reverse embedding, *FORK* adopts the identity transformer.

**Def 20.** If  $P \in THRD(\mathcal{P})$  then  $(\exists P_1 \in \mathcal{P})$

- T1)  $E = E_1$ ,
- T2)  $\lambda(e) = \lambda_1(e)$ ,
- T3)  $\kappa(e)$  implies  $\kappa_1(e)$ .

If  $P \in FORK(\mathcal{P})$  then  $(\exists P_1 \in \mathcal{P})$

- F1)  $E = E_1$ ,
- F2)  $\lambda(e) = \lambda_1(e)$ ,
- F3)  $\kappa(e)$  implies  $\kappa_1(e)$ ,
- F4)  $\tau^D(\psi)$  implies  $\psi$ .

**Def 21.** Adopting  $NIL$  and  $\parallel$  from Def 12, the semantics of thread groups is:

$$\llbracket S \rrbracket = THRD \llbracket S \rrbracket \quad \llbracket G_1 \parallel G_2 \rrbracket = \llbracket G_1 \rrbracket \parallel \llbracket G_2 \rrbracket \quad \llbracket 0 \rrbracket = NIL$$

**Def 22.** If  $P \in ABORT$  then  $E = \emptyset$  and

- $\tau^D(\psi)$  implies  $\text{ff}$ .

If  $P \in SKIP$  then  $E = \emptyset$  and

- $\tau^D(\psi)$  implies  $\psi$ .

If  $P \in LET(r, M)$  then  $E = \emptyset$  and

- $\tau^D(\psi)$  implies  $\psi[M/r]$ .

If  $P \in IF(\phi, \mathcal{P}_1, \mathcal{P}_2)$  then  $(\exists P_1 \in \mathcal{P}_1) (\exists P_2 \in \mathcal{P}_2)$

1–8) as for  $IF$  in Def 12,

- 9)  $\tau^D(\psi)$  implies  $(\phi \Rightarrow \tau_1^D(\psi)) \wedge (\neg\phi \Rightarrow \tau_2^D(\psi))$ .

If  $P \in (\mathcal{P}_1 ; \mathcal{P}_2)$  then  $(\exists P_1 \in \mathcal{P}_1) (\exists P_2 \in \mathcal{P}_2)$ ,

1–5) as for  $\parallel$  in Def 4 (ignoring disjointness),

- 6) if  $e \in E_1 \setminus E_2$  then  $\kappa(e)$  implies  $\kappa_1(e)$ ,
- 7) if  $e \in E_2 \setminus E_1$  then  $\kappa(e)$  implies  $\kappa'_2(e)$ ,

If  $P \in \text{STORE}(L, M, \mu)$  then  $(\exists \ell : E \rightarrow \mathcal{V}) (\exists v : E \rightarrow \mathcal{V}) (\exists \theta : E \rightarrow \Phi)$

S1) if  $\theta_d \wedge \theta_e$  is satisfiable then  $d = e$ ,

S2)  $\lambda(e) = (W[\ell_e]v_e)$ ,

S3)  $\kappa(e)$  implies  $\theta_e \wedge \text{qs}_\mu^{[\ell_e]} \wedge L=\ell_e \wedge M=v_e$ ,

S4)  $(\forall k)(\forall e \in E \cap D) \tau^D(\psi)$  implies  $\theta_e \Rightarrow (L=k) \Rightarrow ((Q_{\text{wo}}^{[k]} \Rightarrow M=v_e) \wedge \text{ds}_\mu^{[k]} \psi[M/[k]])$ ,

S5)  $(\forall k) \tau^C(\psi)$  implies  $(\exists e \in E \cap C \mid \theta_e) \Rightarrow (L=k) \Rightarrow (\neg Q_{\text{wo}}^{[k]} \wedge \text{ds}_\mu^{[k]} \psi[M/[k]])$ .

If  $P \in \text{LOAD}(r, L, \mu)$  then  $(\exists \ell : E \rightarrow \mathcal{V}) (\exists v : E \rightarrow \mathcal{V}) (\exists \theta : E \rightarrow \Phi)$

L1) if  $\theta_d \wedge \theta_e$  is satisfiable then  $d = e$ ,

L2)  $\lambda(e) = (R[\ell_e]v_e)$ ,

L3)  $\kappa(e)$  implies  $\theta_e \wedge \text{ql}_\mu^{[\ell_e]} \wedge L=\ell_e$ ,

L4)  $(\forall k)(\forall e \in E \cap D) \tau^D(\psi)$  implies  $\theta_e \Rightarrow (L=k) \Rightarrow (v_e=s_e) \Rightarrow \psi[s_e/r]$ ,

L5)  $(\forall k)(\forall e \in E \setminus C) \tau^C(\psi)$  implies  $\theta_e \Rightarrow (L=k) \Rightarrow (\neg Q_{\text{rw}}^{[k]} \wedge \text{dl}_\mu^{[k]} \wedge (W \Rightarrow (v_e=s_e \vee [k]=s_e) \Rightarrow \psi[s_e/r]))$ ,

L6)  $(\forall k)(\forall s) \tau^B(\psi)$  implies  $(\exists e \in E \mid \theta_e) \Rightarrow (L=k) \Rightarrow (\neg Q_{\text{rw}}^{[k]} \wedge \text{dl}_\mu^{[k]} \wedge \psi[s/r])$ .

If  $P \in \text{THRD}(\mathcal{P})$  then  $(\exists P_1 \in \mathcal{P})$

T1)  $E = E_1$ ,

T2)  $\lambda(e) = \lambda_1(e)$ ,

T3)  $\kappa(e)$  implies  $\kappa_1(e)[\text{tt}/Q][\text{tt}/W]$  if  $\lambda_1(e)$  is a write,  
 $\kappa(e)$  implies  $\kappa_1(e)[\text{tt}/Q][\text{ff}/W]$  otherwise.

Figure 1. Full Semantics of Loads, Stores and Threads (See Def 32 for qs/ql and Def 36 for ds/dl)

- 8) if  $e \in E_1 \cap E_2$  then  $\kappa(e)$  implies  $\kappa_1(e) \vee \kappa'_2(e)$ ,  
 where  $\kappa'_2(e) = \tau_1^C(\kappa_2(e))$ , where  $C = \{c \mid c < e\}$ ,
- 9)  $\tau^D(\psi)$  implies  $\tau_1^D(\tau_2^D(\psi))$ .

If  $P \in \text{STORE}(x, M, \mu)$  then  $(\exists v \in \mathcal{V})$

S1) if  $d, e \in E$  then  $d = e$ ,

S2)  $\lambda(e) = Wxv$ ,

S3)  $\kappa(e)$  implies  $M=v$ ,

S4)  $\tau^D(\psi)$  implies  $\psi[M/x]$ ,

S5)  $\tau^C(\psi)$  implies  $\psi[M/x]$ ,  
 where  $D \cap E \neq \emptyset$  and  $C \cap E = \emptyset$ .

If  $P \in \text{LOAD}(r, x, \mu)$  then either  $E \neq \emptyset$  and  $(\exists v \in \mathcal{V})$

L1) if  $d, e \in E$  then  $d = e$ ,

L2)  $\lambda(e) = Rxv$ ,

L3)  $\kappa(e)$  implies  $\text{tt}$ ,

L4)  $\tau^D(\psi)$  implies  $v=r \Rightarrow \psi$ ,

L5)  $\tau^C(\psi)$  implies  $(v=r \vee x=r) \Rightarrow \psi$ ,  
 where  $D \cap E \neq \emptyset$  and  $C \cap E = \emptyset$ ,

or  $E = \emptyset$  and

L6)  $\tau^B(\psi)$  implies  $\psi$ .

**Def 23.** The semantics of commands is:

$$\llbracket \text{if } (M) \{ S_1 \} \text{ else } \{ S_2 \} \rrbracket = IF(M \neq 0, \llbracket S_1 \rrbracket, \llbracket S_2 \rrbracket)$$

$$\llbracket x^\mu := M \rrbracket = \text{STORE}(x, M, \mu) \quad \llbracket \text{abort} \rrbracket = \text{ABORT}$$

$$\llbracket r := x^\mu \rrbracket = \text{LOAD}(r, x, \mu) \quad \llbracket \text{skip} \rrbracket = \text{SKIP}$$

$$\llbracket r := M \rrbracket = \text{LET}(r, M) \quad \llbracket \text{fork } G \rrbracket = \text{FORK}[\llbracket G \rrbracket]$$

$$\llbracket S_1; S_2 \rrbracket = \llbracket S_1 \rrbracket; \llbracket S_2 \rrbracket$$


[Chat about abort, skip, let and if.]

[Chat about semicolon.]


In the predicate transformers for store and load, S4 and L4 denote the *dependent case*, whereas S5 and L5 denote the *independent case*. For stores, the dependent and independent cases are the same; this will change in the next section, where we introduce quiescence. In the dependent case for load, we can assume that  $r$  is the value  $v$ , which has appears in the read action, when proving  $\psi$ . In the independent case for load, we can only make the weaker assumption that either  $r$  is  $v$  or it is value defined by preceding code for  $x$ . That is, we do not know whether subsequent code sees the value  $v$ , or the value of some preceding write of  $x$ .

We include L6 in order to ensure prefix closure on sets of pomsets. If we choose a pomset with no events, what should the predicate transformer do for load? In this case, we have no value  $v$  to mention, and therefore the best we can do is to emulate skip. In order to eventually arrive at a top-level pomset, this means that subsequent code must be independent of  $r$ .


**Ex 24.** Read to write dependency, first separately:




Putting these together without order:




The precondition of (Wy1) can be simplified to  $(x=r \Rightarrow r=1)$ , which is only a tautology when  $x=1$ . If we choose a pomset that orders  $(Rx1) \rightarrow (Wy1)$ , then the predicate transformers are the same, but the precondition of (Wy1) can be weakened to  $(1=r \Rightarrow r=1)$ , which is a tautology.



**Ex 25.** If the read and write choose different values:




Putting these together without order:




The precondition of (Wy2) is unsatisfiable if no further assumptions can be made on  $r$ ; that is the case here, since we assume each register occurs at most once in source programs. If we choose a pomset that orders  $(Rx1) \rightarrow (Wy2)$ , then the predicate transformers are the same, but the precondition of (Wy1) is weakened to  $(1=r \Rightarrow r=2)$ ; this is also unsatisfiable without further assumptions on  $r$ .

**Ex 26.** The JMM causality test cases [12] are justified via compiler analysis, possibly in collusion with the scheduler: If every observed value can be shown to satisfy a precondition, then the precondition can be dropped.


For example, Test Case 1 determines that the following execution should be allowed:



Looking at the first forked thread:



Putting these together without order, and dropping the predicate transformers:



The precondition of (Wy1) can be simplified to  $(x=r \Rightarrow r \geq 0)$ . (Wx0) has predicate transformer  $(\psi[0/x])$ , both in the dependent and independent cases.

### 3. Quiescence

We introduce *quiescence*, which captures *coherence*, *synchronized access*, and *completion*. Recall from §2.1 that formulae include symbols formulae include symbols  $Q_{sc}$ ,  $Q_{ra}$ ,  $Q_{rw}^x$ , and  $Q_{wo}^x$  such that

$Q_{sc}$  implies  $Q_{ra}$  implies  $Q_{rw}^x$  implies  $Q_{wo}^y$ , when  $x = y$ .

We refer to these collectively as *quiescence symbols*. The memory locations associated with quiescence symbols are indices that are not subject to substitution; thus,  $Q_{rw}^x[M/x]$  is  $Q_{rw}^x$ .

#### 3.1. Coherence (CO)

When  $Q_{rw}^x$  is discharged in the precondition of event  $e$ , we expect that all reads and writes of  $x$  that precede  $e$  in program order also precede  $e$  in pomset order.  $Q_{wo}^x$  is similar, but applies only to preceding writes.


**Def 27.** Let  $[tt/Q]$  be the substitution that replaces all quiescence symbols by  $tt$ .

We repeat L4, although it is unchanged from Def 22.


**Def 28 (CO).** Update Def 22 to:

- S3)  $\kappa(e)$  implies  $Q_{rw}^x \wedge M=v$ ,
- L3)  $\kappa(e)$  implies  $Q_{wo}^x$ ,
- T3)  $\kappa(e)$  implies  $\kappa_1(e)[tt/Q]$ ,
- S4)  $\tau^D(\psi)$  implies  $(Q_{wo}^x \Rightarrow M \neq v) \wedge \psi[M/x]$ ,
- S5)  $\tau^C(\psi)$  implies  $\neg Q_{wo}^x \wedge \psi[M/x]$ .
- L4)  $\tau^D(\psi)$  implies  $v=r \Rightarrow \psi$ ,
- L5)  $\tau^C(\psi)$  implies  $\neg Q_{rw}^x \wedge ((v=r \vee x=r) \Rightarrow \psi)$ ,
- L6)  $\tau^B(\psi)$  implies  $\neg Q_{rw}^x \wedge \psi$ .


**Ex 29.** Def 28 enforces coherence. Consider:



Simplifying, we have:




If we attempt to put these together unordered, the precondition of (Wx2) will be  $(Q_{rw}^x)[1/x] \wedge \neg Q_{wo}^x$ , which is unsatisfiable:  $Q_{rw}^x \wedge \neg Q_{rw}^x$ . In order to get a satisfiable precondition for (Wx2), we must introduce order:







**Ex 30.** S4 includes  $(Q_{wo}^x \Rightarrow M \neq v)$  in order to prevent *left merges*. Consider the following.



Simplifying:




Merging the actions, we have:




### 3.2. Synchronized Access (SYNC)

**Ex 31.** The publication idiom requires that we disallow the execution below, which is allowed by Def 28.



We disallow this by introducing order  $(Wx1) \Rightarrow (Wy1)$  and  $(Ry1) \Rightarrow (Rx0)$ .



In order to describe ra/sc access, we use the uninterpreted logical symbols  $Q_{ra}$  and  $Q_{sc}$ , with the interpretation that  $Q_{sc}$  implies  $Q_{ra}$  implies  $Q_{rw}^x$  implies  $Q_{wo}^y$  when  $x = y$ .

**Def 32.** Let  $qs_{\mu}^x$  and  $ql_{\mu}^x$  be defined:

$$\begin{aligned} qs_{rlx}^x &= Q_{rw}^x & ql_{rlx}^x &= Q_{wo}^x \\ qs_{ra}^x &= Q_{ra} & ql_{ra}^x &= Q_{wo}^x \\ qs_{sc}^x &= Q_{sc} & ql_{sc}^x &= Q_{sc} \end{aligned}$$

**Def 33** (CO/SYNC). Update Def 28 to:

- S3)  $\kappa(e)$  implies  $qs_{\mu}^x \wedge M = v$ ,
- L3)  $\kappa(e)$  implies  $ql_{\mu}^x$ .

### 3.3. Completed Pomsets


**Def 34.** A pomset with predicate transformers  $P$  is *completed* if  $\tau^E(Q_{sc})$  implies  $Q_{sc}$ .

## 4. Efficient Implementation on ARMv8


We discuss ARM8 using *external global completion* (EGC) [1, 2], which is very close to our model; see also [3, §B2.3.6].

### 4.1. Down-Grading Acquires (DGA)

**Ex 35.** The following execution is allowed by ARM8, but disallowed by Def 33. The coherence order between the writes can be witnessed by a separate thread, which we have elided.



Under EGC, this is explained by dropping the order  $(Rx2) \Rightarrow (Wy1)$ , because  $(Rx2)$  is fulfilled by a relaxed write in the same thread.



More generally, this can be understood as a compiler optimization that downgrades a read from ra to rlx when it read can be fulfilled by a relaxed write in the same thread.

To model such *downgraded acquires*, we use the uninterpreted symbols  $\downarrow^x$ .


**Def 36.** Let  $[ff/\downarrow^*]$  be the substitution that performs  $[ff/\downarrow^x]$  for every  $x$ . Let  $ds_{\mu}^x$  and  $dl_{\mu}^x$  be defined:

$$\begin{aligned} ds_{rlx}^x \psi &= \psi[tt/\downarrow^x] & dl_{rlx}^x &= tt \\ ds_{ra}^x \psi &= \psi[ff/\downarrow^*] & dl_{ra}^x &= \downarrow^x \\ ds_{sc}^x \psi &= \psi[ff/\downarrow^*] & dl_{sc}^x &= \downarrow^x \end{aligned}$$

**Def 37** (CO/SYNC/DGA). Update Def 33 to:

- S4)  $\tau^D(\psi)$  implies  $(Q_{wo}^x \Rightarrow M \neq v) \wedge ds_{\mu}^x \psi[M/x]$ ,
- S5)  $\tau^C(\psi)$  implies  $\neg Q_{wo}^x \wedge ds_{\mu}^x \psi[M/x]$ .
- L5)  $\tau^C(\psi)$  implies  $\neg Q_{rw}^x \wedge dl_{\mu}^x \wedge ((v=r \vee x=r) \Rightarrow \psi)$ ,
- L6)  $\tau^B(\psi)$  implies  $\neg Q_{rw}^x \wedge dl_{\mu}^x \wedge \psi$ .


**Ex 38.** One might worry that our model is too permissive for sc access, but ARM8 allows some counterintuitive results for SC access. In the following execution we elide the initializing write  $(Wy0)$ .



Under EGC, this is explained by dropping the order  $(Rx2) \Rightarrow (Ry0)$ , because  $(Rx2)$  is fulfilled by a relaxed write in the same thread.


### 4.2. Removing Read-Read dependencies (RRD)

**Ex 39.** The following execution is allowed by ARM8, but disallowed by Def 33.



Under EGC, this is explained by dropping the order  $(Ry1) \Rightarrow (Rx0)$ , because ARM8 does not include control

dependencies between reads in the locally-ordered-before relation.



Since we do not distinguish control dependencies from other dependencies, we are forced to drop all dependencies between reads. In order to do so, we use the uninterpreted symbol  $W$ .

**Def 40 (RRD).** Update Def 22 to:

**T3)**  $\kappa(e)$  implies  $\kappa_1(e)[\text{tt}/W]$  if  $\lambda_1(e)$  is a write,  
 $\kappa(e)$  implies  $\kappa_1(e)[\text{ff}/W]$  otherwise.

**L5)**  $\tau^C(\psi)$  implies  $W \Rightarrow (v=r \vee x=r) \Rightarrow \psi$ ,

We repeat all of the rules for preconditions and transformers, Only **L5** and **T3** are changed from Def 37. We repeat **L4**, although it is unchanged from Def 22.

**Def 41 (CO/SYNC/DGA/RRD).** Update Def 22 to:

**S3)**  $\kappa(e)$  implies  $\text{qs}_\mu^x \wedge M=v$ ,

**L3)**  $\kappa(e)$  implies  $\text{ql}_\mu^x$ .

**T3)**  $\kappa(e)$  implies  $\kappa_1(e)[\text{tt}/Q][\text{tt}/W]$  if  $\lambda_1(e)$  is a write,  
 $\kappa(e)$  implies  $\kappa_1(e)[\text{tt}/Q][\text{ff}/W]$  otherwise.

**S4)**  $\tau^D(\psi)$  implies  $(Q_{\text{wo}}^x \Rightarrow M \neq v) \wedge \text{ds}_\mu^x \psi[M/x]$ ,

**S5)**  $\tau^C(\psi)$  implies  $\neg Q_{\text{wo}}^x \wedge \text{ds}_\mu^x \psi[M/x]$ .

**L4)**  $\tau^D(\psi)$  implies  $v=r \Rightarrow \psi$ ,

**L5)**  $\tau^C(\psi)$  implies  $\neg Q_{\text{rw}}^x \wedge \text{dl}_\mu^x \wedge (W \Rightarrow (v=r \vee x=r) \Rightarrow \psi)$ ,

**L6)**  $\tau^B(\psi)$  implies  $\neg Q_{\text{rw}}^x \wedge \text{dl}_\mu^x \wedge \psi$ .

## 5. If Closure and Address Calculation

### 5.1. If Closure (IF)

Requires indexing to resolve nondeterminism.

IF closure/case analysis:  $\psi_e$

**Def 42 (IF).** Update Def 22 to:

If  $P \in \text{STORE}(x, M, \mu)$  then  $(\exists v : E \rightarrow \mathcal{V}) (\exists \theta : E \rightarrow \Phi)$

**S1)** if  $\theta_d \wedge \theta_e$  is satisfiable then  $d = e$ ,

**S2)**  $\lambda(e) = (W[\ell_e] v_e)$ ,

**S3)**  $\kappa(e)$  implies  $\theta_e \wedge M=v$ ,

**S4)**  $(\forall e \in E \cap D) \tau^D(\psi)$  implies  $\theta_e \Rightarrow \psi[M/x]$ ,

**S5)**  $\tau^C(\psi)$  implies  $(\exists e \in E \cap C \mid \theta_e) \Rightarrow \psi[M/x]$ ,

If  $P \in \text{LOAD}(r, x, \mu)$  then  $(\exists v : E \rightarrow \mathcal{V}) (\exists \theta : E \rightarrow \Phi)$

**L1)** if  $\theta_d \wedge \theta_e$  is satisfiable then  $d = e$ ,

**L2)**  $\lambda(e) = (R[\ell_e] v_e)$ ,

**L3)**  $\kappa(e)$  implies  $\theta_e$ .

**L4)**  $(\forall e \in E \cap D) \tau^D(\psi)$  implies  $\theta_e \Rightarrow v_e = s_e \Rightarrow \psi[s_e/r]$ ,

**L5)**  $(\forall e \in E \setminus C) \tau^C(\psi)$  implies  $\theta_e \Rightarrow (v_e = s_e \vee x = s_e) \Rightarrow \psi[s_e/r]$ ,

**L6)**  $(\forall s) \tau^B(\psi)$  implies  $(\exists e \in E \mid \theta_e) \Rightarrow \psi[s/r]$ .

## 5.2. Address Calculation (ADDR)

**Def 43 (ADDR).** Update Def 22 to existentially quantify over  $\ell$  in *STORE* and *LOAD*:

**S2)**  $\lambda(e) = W[\ell] v$ ,

**L2)**  $\lambda(e) = R[\ell] v$ .

**S3)**  $\kappa(e)$  implies  $L=\ell \wedge M=v$ ,

**L3)**  $\kappa(e)$  implies  $L=\ell$ .

**S4)**  $(\forall k) \tau^D(\psi)$  implies  $L=k \Rightarrow \psi[M/[k]]$ ,


**S5)**  $(\forall k) \tau^C(\psi)$  implies  $L=k \Rightarrow \psi[M/[k]]$ ,

**L4)**  $(\forall k) \tau^D(\psi)$  implies  $L=k \Rightarrow v=r \Rightarrow \psi$ ,

**L5)**  $(\forall k) \tau^C(\psi)$  implies  $L=k \Rightarrow (v=r \vee [k]=r) \Rightarrow \psi$ ,

**L6)**  $(\forall k) \tau^B(\psi)$  implies  $L=k \Rightarrow \psi$ .

**Ex 44.** punning badly: Consider that  $\llbracket [r] := 0; [0] := !r \rrbracket$  includes both of the following pomsets (“!” is logical negation—“!M” evaluates to 1 if  $M$  is 0, and 0 otherwise):



Thus, the disjunction closure also includes both of the following:



In this example, the  $d$  events that coalesce come from inconsistent executions. This is possible because the  $d$  events originate from different commands.

## 6. Discussion

### 6.1. Relation to Traditional Predicate Transformers

**Prop 1.** If  $P \in \llbracket S \rrbracket$  is top-level and quiescent then  $\tau^E(\psi)$  implies  $\text{wp}_S(\psi)$ .

For any substitution  $\sigma = [v_1/r_1, \dots, v_n/r_n]$  there is some  $P \in \llbracket S \rrbracket$  such that all preconditions in  $P\sigma$  are tautologies then  $\text{wp}_S(\psi)\sigma$

For a language where all programs are terminating, we have for any statement  $S$ :

$$\{\phi\} S \{\psi\} \Leftrightarrow \phi \text{ implies } \text{wp}_S(\psi)$$

Interpretation is that if  $\sigma \models \text{wp}_S(\psi)$  and  $(\sigma, S) \Downarrow \rho$  then  $\rho \models \psi$ .

Let  $S_0$  be  $x_1 := v_1; \dots; x_n := v_n$ , such that  $\text{wp}_{S_0}(\phi)$  is a tautology, and  $x_i = x_j$  implies  $i = j$ .

Let  $\sigma_P = [v_1/x_1, \dots, v_n/x_n]$  be the final state of  $P$ .

For example, let  $S_1 = r := x$  and  $S_2 = x := r+1$  and  $S = S_1; S_2$ .

$$\text{wp}_{S_2}(x > 1) = (r+1 > 1) = (r > 0)$$

$$\text{wp}_{S_1}(r > 0) = \text{wp}_{S_0}(x > 1) = (x > 0)$$

Let  $P_i \in \llbracket S_i \rrbracket$ .

$$\tau_2^{E_2}(x>1) = (r+1>1) = (r>0)$$

$$\tau_0^{E_0}(x>1) = (0=r \Rightarrow r>0)$$

$$\tau_0^{E_0}(x>1) = (1=r \Rightarrow r>0)$$

$$\tau_0^{E_0}(x>1) = (2=r \Rightarrow r>0)$$


**Prop 2.** If  $P \in \llbracket S \rrbracket$  is top-level and quiescent then  $\tau^E(\phi)$  implies  $wp_S(\phi)$ .

For any substitution  $\sigma = [v_1/r_1, \dots, v_n/r_n]$  there is some  $P \in \llbracket S \rrbracket$  such that all preconditions in  $P\sigma$  are tautologies then  $wp_S(\phi)\sigma$

## 6.2. [r/x] v [x/r]


[I have a note: TC1: Track local state ???]

$s := x; \text{if}(r \wedge s \text{ even})\{y := 1\}; \text{if}(r \wedge s)\{z := 1\}$



Without substitution:

$r := x; s := x; \text{if}(r \wedge s \text{ even})\{y := 1\}; \text{if}(r \wedge s)\{z := 1\}$




Prepending  $x := 0$




With the substitution  $[r/x]$ :

$r := x; s := x; \text{if}(r \wedge s \text{ even})\{y := 1\}; \text{if}(r \wedge s)\{z := 1\}$



Prepending  $x := 0$



## 6.3. Fork-Join

It is also possible to put coherence in the independency relation, in which case, the semantics of  $;$  includes the following.

10) if  $d \in E_1$  and  $e \in E_2$  either  $d < e$  or  $a \leftrightarrow \lambda_2(e)$ .

One must be careful, however, due to *inconsistency*. Consider that  $x=0; x=1$  should not have completed pomset with only  $(Wx0)$ .

(10) does not do the right thing with fork either. If you want to enforce coherence this way then you need to use fork-join as the sequential combinator, rather than fork.

[We drop  $\leftrightarrow$  because incompatible with *FORK*. If you want to use  $\leftrightarrow$ , then you need to use fork-join as the sequential combinator, rather than fork.]

**Def 45.** A pomset with preconditions and termination is a pomset with preconditions together with a predicate  $\checkmark$ .

**Def 46.**

If  $P \in (\mathcal{P}_1 \parallel \mathcal{P}_2)$  then  $(\exists P_1 \in \mathcal{P}_1) (\exists P_2 \in \mathcal{P}_2)$

1–8) as for  $\parallel$  in Definition 12,

9)  $\checkmark$  implies  $\checkmark_1 \wedge \checkmark_2$ .

If  $P \in \text{THRD}(\mathcal{P})$  then  $(\exists P_1 \in \mathcal{P})$

??–??) as for *THRD* in Definition ??,

1) if  $\checkmark$  then  $\tau^E(Q)$  implies  $Q$ .

If  $P \in \text{FORKJOIN}(\mathcal{P})$  then  $(\exists P_1 \in \mathcal{P})$

??–??) as for *FORK* in Definition ??,

F5)  $\checkmark_1$ .

$$\llbracket \text{fork } G; \text{join} \rrbracket = \text{FORKJOIN}[\llbracket G \rrbracket]$$

We can then encode coherence as follows.

10) if  $d \in E_1$  and  $e \in E_2$  either  $d < e$  or  $a \leftrightarrow \lambda_2(e)$ .

Access modes can be encoded in the independency relation, indexing labels by  $\mu$ , but the extra flexibility of the logic is necessary for ARM8 (see §4.1). Using independency, one would also need another way to define completed pomsets. Finally, this use of independency is incompatible with fork (see §3.1).

If we move coherence to independency (and use fork-join), we have the following, assuming that each register occurs at most once.

$$\begin{array}{lll} \text{qs}_{\text{sc}} = \text{Q}_{\text{sc}} & \text{qs}_{\text{ra}} = \text{Q}_{\text{ra}} & \text{qs}_{\text{rlx}} = \text{Q}_{\text{rw}} \\ \text{ql}_{\text{sc}} = \text{Q}_{\text{sc}} & \text{ql}_{\text{ra}} = \text{Q}_{\text{wo}}^x & \text{ql}_{\text{rlx}} = \text{Q}_{\text{wo}}^x \\ \text{ds}_{\text{sc}}^x \psi = \psi[\text{ff}/\downarrow^*] & \text{ds}_{\text{ra}}^x \psi = \psi[\text{ff}/\downarrow^*] & \text{ds}_{\text{rlx}}^x \psi = \psi[\text{tt}/\downarrow^x] \\ \text{dl}_{\text{sc}}^x = \downarrow^x & \text{dl}_{\text{ra}}^x = \downarrow^x & \text{dl}_{\text{rlx}}^x = \text{tt} \end{array}$$

If  $P \in \text{STORE}(x, M, \mu)$  then

S1–S2) as before,

S3)  $\kappa(e)$  implies  $M=v \wedge W \wedge \text{qs}_{\mu}$ ,

S4)  $\tau^D(\psi)$  implies  $M=v \wedge \text{ds}_{\mu}^x \psi[M/x]$ ,

S5)  $\tau^{\emptyset}(\psi)$  implies  $\neg \text{Q}_{\text{ra}} \wedge \text{ds}_{\mu}^x \psi[M/x]$

If  $P \in \text{LOAD}(r, x, \mu)$  then

L1–L2) as before,

L3)  $\kappa(e)$  implies  $\neg W \wedge \text{ql}_{\mu}$ ,

L4)  $\tau^D(\psi)$  implies  $(v=r) \Rightarrow \psi[r/x]$

L5)  $\tau^{\emptyset}(\psi)$  implies  $\text{dl}_{\mu}^x \wedge \neg \text{Q}_{\text{ra}} \wedge (W \Rightarrow (v=r \vee x=r) \Rightarrow \psi[r/x])$ .

## 6.4. Must Allow Inconsistent Preconditions

Removing the requirements for *consistency* and *causal strengthening*, and



[The definition does not give a sensible notion of completed execution without consistency and causal strengthening.]

## 6.5. Skolemization

[8] is non-skolemized, using substitution instead, and collapsing  $x$  and  $r$ . There, item 7 of *LD* is written

if  $e \in E_2 \setminus E_1$  then either  
 $\kappa(e)$  implies  $\kappa_2(e)[x/r][v/x]$  and  $(\exists d \in E_1) d < e$ , or  
 $\kappa(e)$  implies  $\kappa_2(e)[x/r][v/x] \wedge \kappa_2(e)[x/r]$ .

[8] is non-skolemized—with  $[x/r]$  rather than no substitution.

**L4**  $\tau^D(\psi)$  implies  $\psi[x/r][v/x]$ ,

**L5**  $\tau^\emptyset(\psi)$  implies  $\psi[x/r][v/x] \wedge \psi[x/r]$ ,

**L6**  $\tau^\emptyset(\psi)$  implies  $\psi[x/r]$ .

[Skolemization ensures disjunction closure, which is necessary for associativity. Show example.]

## 6.6. Reads Update Local State

In the rule for read prefixing we have substituted  $[r/x]$ , rather than  $[x/r]$ . This means that reads clobber local state. We assume registers are only used once—otherwise, one needs to generate a fresh register for the substitution.

With read-read dependencies, this difference can be seen. For example, the following execution is allowed with  $[x/r]$ , but not  $[r/x]$ .

$x := 0; r := x; \text{if}(r) \{ s := x \}; y := s + 1 \parallel x := y$



[Is there a difference w/o read-read dependencies?]

[Don't need extended expressions anymore, since never substituting with  $x$  for anything.]


## 6.7. Parallel Composition

In [8, §2.4], parallel composition is defined allowing coalescing of events. Here we have forbidden coalescing. This difference appears to be arbitrary. In [8], however, there is a mistake in the handling of termination actions. The predicates should be joined using  $\wedge$ , not  $\vee$ .

## 6.8. Redundant Read Elimination

Requires indexing to resolve nondeterminism.

$r := x; s := x; \text{if}(r=s) \{ y := 1 \} \parallel x := y$  (TC2)



Precondition of (Wy1) is  $(r=s)$  in  $\llbracket \text{if}(r=s) \{ y := 1 \} \rrbracket$ . Predicate transformers for  $\emptyset$  in  $\llbracket r := x \rrbracket$  and  $\llbracket s := x \rrbracket$  are

$$\langle (r=1 \vee r=x) \Rightarrow \psi[r/x] \mid \phi \rangle,$$

$$\langle (s=1 \vee s=x) \Rightarrow \psi[s/x] \mid \phi \rangle.$$

Combining the transformers, we have

$$\langle (r=1 \vee r=x) \Rightarrow (s=1 \vee s=r) \Rightarrow \psi[s/x] \mid \phi \rangle.$$

Applying this to  $(r=s)$ , we have

$$\langle (r=1 \vee r=x) \Rightarrow (s=1 \vee s=r) \Rightarrow (r=s) \mid \phi \rangle,$$

which is not a tautology.

Same problem occurs [8], where we have:

$$\langle \psi[v/x, r] \wedge \psi[x/r] \mid \phi \rangle,$$

$$\langle \psi[v/x, s] \wedge \psi[x/s] \mid \phi \rangle.$$

Combining the transformers, we have

$$\langle \psi[v/x, r, s] \wedge \psi[v/x, r][x/s] \wedge \psi[x/r][v/x, s] \wedge \psi[x/r, s] \mid \phi \rangle.$$

Applying this to  $(r=s)$ , we have

$$\langle v=v \wedge v=x \wedge x=v \wedge x=x \mid \phi \rangle,$$

which is not a tautology.

The semantics here allows this by coalescing:

$r := x; s := x; \text{if}(r=s) \{ y := 1 \} \parallel x := y$



## 6.9. Redundant Read Elimination

In [8, §2.6] the semantics of read is defined as follows:

$$\llbracket r := x^\mu; S \rrbracket \triangleq \bigcup_v (R x v) \Rightarrow \llbracket S \rrbracket[x/r]$$

The definition of prefixing  $((\phi \mid a) \Rightarrow \mathcal{P})$  has several clauses. The most relevant are as follows, where  $d$  is the new event labeled with  $(\phi \mid a)$  and  $e$  is an event from  $\mathcal{P}$ :

(P4C) If  $d$  reads  $v$  from  $x$  then either  $e = d$  or  $\kappa'(e)$  implies  $\kappa(e)[v/x]$ .


(P5A) If  $d$  reads and  $e$  writes then either  $\kappa'(e)$  implies  $\kappa(e)$  or  $d \leq' e$ .

We have discovered two issues with this definition.

The first issue concerns the substitution  $[x/r]$ . It should be  $[r/x]$ . We noticed this error while developing the alternative characterization presented here. The error causes redundant read elimination to fail in [8]. As a result, common subexpression elimination also fails. The problem can be seen in TC2.

$r := x; s := x; \text{if}(r=s) \{ y := 1 \} \parallel x := y$  (TC2)

We claimed that TC2 allowed the following execution:



But this execution is not possible using the semantics of [8]: (Wy1) has precondition  $r=s$  in  $\llbracket \text{if}(r=s) \{ y := 1 \} \rrbracket$ . Given the lack of order in the execution, the precondition of (Wy1) must entail  $r=1 \wedge r=x$  in  $\llbracket s := x; \text{if}(r=s) \{ y := 1 \} \rrbracket$ . P4C imposes  $r=1$ , and P5A imposes  $r=x$ . Adding the second read, the precondition of (Wy1) must entail both  $1=1 \wedge 1=x$  and also  $x=1 \wedge x=x$ . This can be simplified to  $x=1$ . This leaves a requirement that must be satisfied by a preceding write. Since the preceding write is the initialization to 0,

the requirement cannot be satisfied, and the execution is impossible.<sup>1</sup>

The substitution  $[x/r]$  leaves the obligation on  $x$  to be fulfilled by the preceding write. Thus, the read does not update the *value* of  $x$  in subsequent predicates. The substitution  $[r/x]$ , instead, does update the value of  $x$ , thus removing any obligation on  $x$  for preceding code.


In order to write this, we must update the definition of prefixing reads to include the register. Then **P4C** becomes: (**P4C**) If  $d$  reads  $v$  from  $x$  then either  $e = d$  or  $\kappa'(e)$  implies  $\kappa(e)[v/r]$ .

We can then reason with **TC2** as follows: ( $Wy1$ ) has precondition  $r=s$  in  $\llbracket \text{if}(r=s)\{y:=1\} \rrbracket$ . To avoid introducing order in the execution, the precondition of ( $Wy1$ ) must entail  $r=1 \wedge r=s$  in  $\llbracket s:=x; \text{if}(r=s)\{y:=1\} \rrbracket$ . **P4C** imposes  $r=1$ , and **P5A** imposes  $r=x$ . Adding the second read, the precondition of ( $Wy1$ ) must entail both  $1=1 \wedge 1=x$  and also  $x=1 \wedge x=x$ . This can be simplified to  $x=1$ . This leaves a requirement that must be satisfied by a preceding write.

With read elimination, the rule for relaxed reads is as follows:

$$\llbracket r:=x; S \rrbracket \triangleq \llbracket S \rrbracket[x/r] \cup \bigcup_v (Rxv) \Rightarrow_r \llbracket S \rrbracket[r/x]$$

It is interesting to note that the substitution is  $[x/r]$  on eliminated reads, and  $[r/x]$  on non-eliminated reads. Intuitively, the subsequent value of  $x$  is fixed by an explicit read, but not for an eliminated read. In the latter case, the value is fixed by some preceding action. The preceding action may itself be a read. This gives rise to some fear that we might introduce thin-air reads, since we do not enforce read-read coherence. But this is not the case. Consider the following example:




But this is not a problem, since fulfillment requires that ( $Wx1$ ) precede both reads of  $x$ .

## 6.10. Internal Acquiring Reads


Our solution allows executions that are not allowed under ARM8 since we do not insist that the local relaxed write is actually read from. This may seem counterintuitive, but we don't see a local way to be more precise.

The second issue concerns acquiring reads. Shortly after publication, Podkopaev [11] noticed a shortcoming of the implementation on ARM8 in [8, §7]. The proof given there assumes that all internal reads can be dropped. However, this

1. In [8] we ignore the middle terms, mistakenly simplifying this to  $1=1 \wedge x=x$ . Correcting the error, the attempted execution is:




is not the case for acquiring reads. For example, [8] disallows the following execution, which is allowed by ARM8 and TSO.



The solution we have adopted is to allow an acquiring read to be downgraded to a relaxed read when it is preceded (sequentially) by a relaxed write that could fulfill it. Backporting this solution to [8] requires that we add access predicates to the logic and allow

## 6.11. Triangular Races

The notion of data-race is incorrect in [8].



Bug is in [6, Lemma A.4]. It assumes that ( $Rx1$ ) and ( $Wx2$ ) are racing in the first execution because they are not ordered by happens-before. But this is false since neither is plain.

In addition, the ARM8 implementation result given here does not rely on read elimination. Instead we use a recent alternative characterization of ARM8 [1, 3, 2].

## 7. Outro

## References

- [1] J. Alglave. This commit adds three alternative formulations of the arm model, both for non-mixed and mixed size accesses. <https://github.com/herd/herdtools7/commit/685ee4b5f821254c947888c6cc731e9eedbe937d>, June 2020.
- [2] J. Alglave, W. Deacon, R. Grisenthwaite, A. Hacquard, and L. Maranget. Armed cats: Formal concurrency modelling at arm. Draft, 2020.
- [3] Arm Limited. Arm architecture reference manual: Armv8, for Armv8-A architecture profile (issue F.c). <https://developer.arm.com/documentation/ddi0487/latest>, July 2020.
- [4] S. D. Brookes. Full abstraction for a shared-variable parallel language. *Inf. Comput.*, 127(2):145–163, 1996. doi: 10.1006/inco.1996.0056. URL <https://doi.org/10.1006/inco.1996.0056>.
- [5] E. W. Dijkstra. Guarded commands, nondeterminacy and formal derivation of programs. *Commun. ACM*, 18(8):453–457, 1975. doi: 10.1145/360933.360975. URL <https://doi.org/10.1145/360933.360975>.
- [6] B. Dongol, R. Jagadeesan, and J. Riely. Modular transactions: bounding mixed races in space and time. In J. K. Hollingsworth and I. Keidar, editors, *Proceedings*

- of the 24th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP 2019, Washington, DC, USA, February 16-20, 2019, pages 82–93. ACM, 2019. doi: 10.1145/3293883.3295708. URL <https://doi.org/10.1145/3293883.3295708>.
- [7] C. Hoare. An axiomatic basis for computer programming. *Commun. ACM*, 12(10):576–580, Oct. 1969. ISSN 0001-0782. doi: 10.1145/363235.363259. URL <http://doi.acm.org/10.1145/363235.363259>.
  - [8] R. Jagadeesan, A. Jeffrey, and J. Riely. Pomsets with preconditions: a simple model of relaxed memory. *Proc. ACM Program. Lang.*, 4(OOPSLA):194:1–194:30, 2020. doi: 10.1145/3428262. URL <https://doi.org/10.1145/3428262>.
  - [9] L. Lamport. How to make a multiprocessor computer that correctly executes multiprocess programs. *IEEE Trans. Comput.*, 28(9):690–691, Sept. 1979. ISSN 0018-9340. doi: 10.1109/TC.1979.1675439. URL <https://doi.org/10.1109/TC.1979.1675439>.
  - [10] A. W. Mazurkiewicz. Introduction to trace theory. In V. Diekert and G. Rozenberg, editors, *The Book of Traces*, pages 3–41. World Scientific, 1995. doi: 10.1142/9789814261456\_0001. URL [https://doi.org/10.1142/9789814261456\\_0001](https://doi.org/10.1142/9789814261456_0001).
  - [11] A. Podkopaev. Private correspondence, Nov. 2020.
  - [12] W. Pugh. Causality test cases, 2004. URL <https://perma.cc/PJT9-XS8Z>.