

# The Leaky Semicolon

Compositional Semantic Dependencies for Relaxed-Memory Concurrency

ANONYMOUS AUTHOR(S)

Program logics and semantics tell us that when executing  $(S_1; S_2)$  starting in state  $s_0$ , we execute  $S_1$  in  $s_0$  to arrive at  $s_1$ , then execute  $S_2$  in  $s_1$  to arrive at the final state  $s_2$ . This is, of course, an abstraction. Processors execute instructions out of order, due to pipelines and caches, and compilers reorder programs even more dramatically. All of this reordering is meant to be unobservable in single-threaded code, but is observable in multi-threaded code. A formal attempt to understand the resulting mess is known as a “relaxed memory model.” The relaxed memory models that have been proposed to date either fail to address sequential composition directly, or overly restrict processors and compilers.

To support sequential composition while targeting modern hardware, we propose using preconditions and families of predicate transformers. When composing  $(S_1; S_2)$ , the predicate transformers used to validate the preconditions of events in  $S_2$  are chosen based on the semantic dependencies from events in  $S_1$  to events in  $S_2$ . We apply this approach to two existing memory models: “Modular Relaxed Dependencies” for C11 and “Pomsets with Preconditions.”

CCS Concepts: • **Theory of computation** → **Parallel computing models**; *Preconditions*.

Additional Key Words and Phrases: Concurrency, Relaxed Memory Models, Multi-Copy Atomicity, ARMv8, Pomsets, Preconditions, Temporal Safety Properties, Thin-Air Reads, Compiler Optimizations

## ACM Reference Format:

Anonymous Author(s). 2021. The Leaky Semicolon: Compositional Semantic Dependencies for Relaxed-Memory Concurrency. *Proc. ACM Program. Lang.* 0, OOPSLA, Article 0 (October 2021), 43 pages.

## 1 INTRODUCTION

*Sequentiality* is a *leaky abstraction* [Spolsky 2002]. For example, sequentiality tells us that when executing  $(r_1 := x; y := r_2)$ , the assignment  $r_1 := x$  is executed before  $y := r_2$ . Thus, one might reasonably expect that the final value of  $r_1$  is independent of the initial value of  $r_2$ . In most modern languages, however, this fails to hold when the program is run concurrently with  $(s := y; x := s)$ , which copies  $y$  to  $x$ .

In certain cases it is possible to ban concurrent access using separation [O’Hearn 2007], or to accept inefficiency in order to obtain sequential consistency [Marino et al. 2015]. When these approaches are not available, however, we are left with an enormous gap in our understanding of one of the most basic elements of computing: the humble semicolon. Existing approaches either

- don’t bother tracking dependencies, allowing “thin air” executions [Batty 2015],
- use syntactic dependencies [Alglave et al. 2014; Kavanagh and Brookes 2018], disabling compiler optimizations,
- use complex non-compositional operational models [Chakraborty and Vafeiadis 2019a; Cho et al. 2021; Jagadeesan et al. 2010; Kang et al. 2017; Lee et al. 2020; Manson et al. 2005],
- use prefixing [Jagadeesan et al. 2020] or continuation-passing [Paviotti et al. 2020] rather than a direct presentation of sequential composition.

---

Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the owner/author(s).

© 2021 Copyright held by the owner/author(s).

2475-1421/2021/10-ART0

<https://doi.org/>

In this paper, we show that families of predicate transformers can be used to calculate semantic dependencies in a way that is *compositional* and *direct*: *compositional* in that the denotation of  $(S_1; S_2)$  can be computed from the denotation of  $S_1$  and the denotation of  $S_2$ , and *direct* in that these can be calculated independently.

Our contributions:

- We define a denotational model for calculating dependencies.
- We apply the model to the c11 semantics of [Paviotti et al. 2020] (PwT-C11) and to the MCA semantics of [Jagadeesan et al. 2020] (PwT-MCA).
- We provide a tool to execute litmus tests for both models.
- We prove DRF-SC for PwP; MRD-C11 inherits the result from RC11.
- We prove a lowering result for PwP.
- We extend the model to include many features.

## 2 OVERVIEW

This paper is about the interaction of two of the fundamental building blocks of computing: sequential composition and mutable state. One would like to think that these are well-worn topics, where every issue has been settled, but this is not the case.

### 2.1 Sequential Composition

Introductory programmers are taught *sequential abstraction*: that the program  $S_1; S_2$  executes  $S_1$  before  $S_2$ . Since the late 1960s, we've been able to explain this using logic [Hoare 1969]. In Dijkstra's [1975] formulation, we think of programs as *predicate transformers*, where predicates describe the state of memory in the system. In the calculus of weakest preconditions, programs map postconditions to preconditions. We recall the definition of  $wp_S(\psi)$  for loop-free code below (where  $r$ -s range over thread-local *registers* and  $M$ - $N$  range over side-effect-free *expressions*).

- $$\begin{aligned}
 \text{(D1)} \quad & wp_{\text{skip}}(\psi) = \psi \\
 \text{(D2)} \quad & wp_{r:=M}(\psi) = \psi[M/r] \\
 \text{(D3)} \quad & wp_{S_1; S_2}(\psi) = wp_{S_1}(wp_{S_2}(\psi)) \\
 \text{(D4)} \quad & wp_{\text{if}(M)\{S_1\} \text{ else } \{S_2\}}(\psi) = ((M \neq 0) \Rightarrow wp_{S_1}(\psi)) \wedge ((M = 0) \Rightarrow wp_{S_2}(\psi))
 \end{aligned}$$

For this language, the Hoare triple  $\{\phi\} S \{\psi\}$  holds exactly when  $\phi \Rightarrow wp_S(\psi)$ . This is an elegant explanation of sequential computation in a sequential context. Note that D2 is sound because a read from a thread-local register must be fulfilled by a preceding write in the same thread. In a concurrent context, with shared variables ( $x$ - $z$ ), the obvious generalization

$$\text{(D2b)} \quad wp_{x:=M}(\psi) = \psi[M/x] \qquad \text{(D2c)} \quad wp_{r:=x}(\psi) = \psi[x/r]$$

is unsound! In particular, a read from a shared memory location may be fulfilled by a write in another thread, invalidating D2c. (We assume that expressions do *not* include shared variables.)

Existing approaches to sequential composition in the concurrent context either assume exclusive access, as in concurrent separation logic [O'Hearn 2007], or abandon the logical approach altogether, as in the pomset model of Kavanagh and Brookes [2018], which enforces syntactic dependencies. This leaves open the question of how to apply logic to racy programs without over-constraining the implementation. To understand the solution, one must first understand the constraints imposed by hardware and compilers.

## 2.2 Memory Models

For single-threaded programs, memory can be thought of as you might expect: programs write to, and read from, memory references. This can be thought of as a total order of reads and writes (black arrows), where each read has a matching *fulfilling* write (green arrows), for example:

$$x := 0; x := 1; y := 2; r := y; s := x$$


This model naturally extends to the case of shared-memory concurrency, leading to a *sequentially consistent* semantics [Lamport 1979], in which *program order* inside a thread implies a total *causal order* between read and write events, for example (where ; has higher precedence than ||):

$$x := 0; x := 1; y := 2 \parallel r := y; s := x$$


Unfortunately, this model does not compile efficiently to commodity hardware, resulting in a 37–73% increase in CPU time on Arm8 [Liu et al. 2019] and, hence, in power consumption. Developers of software and compilers have therefore been faced with a difficult trade-off, between an elegant model of memory, and its impact on resource usage (such as size of data centers, electricity bills and carbon footprint). Unsurprisingly, many have chosen to prioritize efficiency over elegance.

This has led to *relaxed memory models*, in which the requirement of sequential consistency is weakened to only apply *per-location* and not globally over the whole program. This allows executions that are inconsistent with program order, such as:

$$x := 0; x := 1; y := 2 \parallel r := y; s := x$$


In such models, the causal order between events is important, and includes control and data dependencies, to avoid paradoxical “out of thin air” examples such as:

$$r := x; \text{if}(r)\{y := 1\} \parallel s := y; x := s$$


This candidate execution forms a cycle in causal order, so is disallowed, but this depends crucially on the control dependency from (Rx1) to (Wy1), and the data dependency from (Ry1) to (Wx1). If either is missing, then this execution is acyclic and hence allowed. For example dropping the control dependency results in:

$$r := x; y := 1 \parallel s := y; x := s$$


While syntactic dependency calculation suffices for hardware models, it is not preserved by common compiler optimizations. For example, if we calculate control dependencies syntactically, then there is a dependency from (Rx1) to (Wy1), and therefore a cycle in the candidate execution:

$$r := x; \text{if}(r)\{y := 1\} \text{else } \{y := 1\} \parallel s := y; x := s$$


A compiler may lift the assignment  $y := 1$  out of the conditional, thus removing the dependency.

To address this, Jagadeesan et al. [2020] introduced *Pomsets with Preconditions*, where events are labeled with logical formulae. Nontrivial preconditions are introduced by store actions (modeling data dependencies) and conditionals (modeling control dependencies):

$$\text{if}(s < 1)\{z := r * s\}$$

$$(s < 1) \wedge (r * s) = 0 \mid Wz0$$

Preconditions are discharged by being ordered after a read (we assume the usual precedence for logical operators— $\neg$ ,  $\wedge$ ,  $\vee$ ,  $\Rightarrow$ ):

$$r := x; s := y; \text{if}(s < 1)\{z := r * s\} \quad (\dagger)$$

$$(Rx0) \quad (Ry0) \rightarrow ((0=s) \Rightarrow (s < 1) \wedge (r * s) = 0 \mid Wz0)$$

Note that there is dependency order from  $(Ry0)$  to  $(Wz0)$  so the precondition for  $(Wz0)$  only has to be satisfied assuming the hypothesis  $(0=s)$ . There is no matching order from  $(Rx0)$  to  $(Wz0)$  which is why we do not assume the hypothesis  $(0=r)$ . Nonetheless, the precondition on  $(Wz0)$  is a tautology, and so can be elided in the diagram:

$$(Rx0) \quad (Ry0) \rightarrow (Wz0)$$

### 2.3 Predicate Transformers For Relaxed Memory

Pomsets with Preconditions show how the logical approach to sequential dependency calculation can be mixed into a relaxed memory model. However, Jagadeesan et al. do not provide a model of sequential composition. Instead, their model uses *prefixing*, which requires that the model is built from right to left: events are prepended one at a time, with perfect knowledge of the future. This makes reasoning about sequential program fragments difficult. For example, Jagadeesan et al. state the equivalence allowing reordering independent writes as follows,

$$\llbracket x := M; y := N; S \rrbracket = \llbracket y := N; x := M; S \rrbracket \text{ if } x \neq y$$

where  $S$  is the entire future computation! By formalizing sequential composition, we can show:

$$\llbracket x := M; y := N \rrbracket = \llbracket y := N; x := M \rrbracket \text{ if } x \neq y$$

Then the equivalence holds in any context.

Predicate transformers are a good fit for logical models of dependency calculation, since both are concerned with preconditions and how they are transformed by sequential composition. Our first attempt is to associate a predicate transformer with each pomset. We visualize this in diagrams by showing how  $\psi$  is transformed, for example:

$$\begin{array}{ccc} r := x & s := y & \text{if}(s < 1)\{z := r * s\} \\ (Rx0) \cdots \rightarrow ((0=r) \Rightarrow \psi) & (Ry0) \cdots \rightarrow ((0=s) \Rightarrow \psi) & ((s < 1) \wedge (r * s) = 0 \mid Wz0) \cdots \rightarrow \psi[r * s / z] \end{array}$$

The predicate transformer from the write matches Dijkstra's **d2b**. For the reads, however, **d2c** defines the transformer of  $r := x$  to be  $\psi[x/r]$ , which is equivalent to  $(x=r) \Rightarrow \psi$  under the assumption that registers are assigned at most once. Instead, we use  $(0=r) \Rightarrow \psi$ , reflecting the fact that 0 may come from a concurrent write. The obligation to find a matching write is moved from the sequential semantics of *substitution* and *implication* to the concurrent semantics of *fulfillment*.

For a sequentially consistent semantics, sequential composition is straightforward: we apply each predicate transformer to the preconditions of subsequent events, composing the predicate transformers. (In subsequent diagrams, we only show predicate transformers for reads.)




This model works for the sequentially consistent case, but needs to be weakened for the relaxed case. The key observation of this paper is that rather than working with one predicate transformer, we should work with a *family* of predicate transformers, indexed by sets of events.

For example, for single-event pomsets, there are two predicate transformers, since there are two subsets of any one-element set. The *independent* transformer is indexed by the empty set, whereas the *dependent* transformer is indexed by the singleton. We visualize this by including more than one transformed predicate, with an edge leading to the dependent one. For example:




The model of sequential composition then picks which predicate transformer to apply to an event's precondition by picking the one indexed by all the events before it in causal order.

For example, we can recover the expected semantics for  $(\dagger)$  by choosing the predicate transformer which is independent of  $(R x 0)$  but dependent on  $(R y 0)$ , which is the transformer which maps  $\psi$  to  $(0=s) \Rightarrow \psi$ .



As a sanity check, we can see that sequential composition is associative in this case, since it does not matter whether we associate to the left, with intermediate step:



or to the right, with intermediate step:



This is an instance of the general result that sequential composition forms a monoid.

## 2.4 Related Work

Marino et al. [2015] argue that the “silently shifting semicolon” is sufficiently problematic for programmers that concurrent languages should guarantee sequential abstraction, despite the performance penalties. In this paper, we take the opposite approach. We have attempted to find the most intellectually tractable model that encompasses all of the messiness of relaxed memory.

There are few prior studies of relaxed memory that include sequential composition and/or precise calculation of semantic dependencies. Paviotti et al. [2020] give a denotational semantics, calculating dependencies using event structures rather than logic. They give the semantics of sequential composition in continuation passing style, whereas we give it in direct style. Kavanagh and Brookes [2018] define a semantics using pomsets without preconditions. Instead, their model uses syntactic dependencies, thus invalidating many compiler optimizations. They also require a fence after every relaxed read on Arm8. Pichon-Pharabod and Sewell [2016] use event structures to

calculate dependencies, combined with an operational semantics that incorporates program transformations. This approach seems to require whole-program analysis.

Other studies of relaxed memory can be categorized by their approach to dependency calculation. Hardware models use syntactic dependencies [Alglave et al. 2014]. Many software models do not bother with dependencies at all [Batty et al. 2011; Cox 2016; Watt et al. 2020, 2019]. Others have strong dependencies that disallow compiler optimizations and efficient implementation, typically requiring fences for every relaxed read on Arm [Boehm and Demsky 2014; Dolan et al. 2018; Jeffrey and Riely 2016; Lahav et al. 2017; Lamport 1979]. Many of the most prominent models are operational, whole-program models based on speculative execution [Chakraborty and Vafeiadis 2019a; Cho et al. 2021; Jagadeesan et al. 2010; Kang et al. 2017; Lee et al. 2020; Manson et al. 2005].

Jagadeesan et al. [2020] note that the speculative models listed above all, including [Kang et al. 2017], fail to validate compositional reasoning of temporal properties—see their examples OOTA4, OOTA5, and [Lochbihler 2013, Fig. 8]). The difference with our model can be understood in terms of the valid program transformations. The speculative models allow reads to be introduced, with subsequent case analysis on the value read—effectively, this can turn one read into two, with different conditional branches taken for the two copies of the read. Our model invalidates this transformation. In return, our model enjoys compositionality for temporal safety properties.

We provide a detailed comparison with [Jagadeesan et al. 2020] in §A.8.

## 2.5 Contributions

We show how predicate transformers [Dijkstra 1975] can be added to pomsets with preconditions [Jagadeesan et al. 2020] to create a compositional semantics for sequential composition.

- §3 presents the basic model, which satisfies many desiderata, but not all.
- §B shows two approaches for efficient implementation on Arm. The first uses a suboptimal lowering for acquiring reads. The second uses an optimal lowering, but requires a nontrivial change to the definition of sequential composition.
- §4 generalizes the basic semantics of read and write to validate compiler optimizations.

Because it is closely related, we expect that the memory-model results of [Jagadeesan et al. 2020] apply to our model, including compositional reasoning for temporal safety properties and local DRF-SC as in [Cho et al. 2021; Dolan et al. 2018; Dongol et al. 2019].

## 3 THE BASIC MODEL

After some preliminaries (§3.1–3.2), we define the basic model and establish some basic properties (§3.3 and Fig. 1). We then explain the model using examples (§3.4–3.8). We encourage readers to skim the definitions and then skip to §3.4, coming back as needed.

### 3.1 Preliminaries

The syntax is built from

- a set of *values*  $\mathcal{V}$ , ranged over by  $v, w, \ell, k$ ,
- a set of *registers*  $\mathcal{R}$ , ranged over by  $r, s$ ,
- a set of *expressions*  $\mathcal{M}$ , ranged over by  $M, N, L$ .

*Memory references* are tagged values, written  $[\ell]$ . Let  $\mathcal{X}$  be the set of memory references, ranged over by  $x, y, z$ . We require that

- values and registers are disjoint,
- values include at least the constants 0 and 1,
- expressions include at least registers and values,
- expressions do *not* include references:  $M[N/x] = M$ .

We model the following language.

$$\mu, \nu ::= \text{rlx} \mid \text{rel} \mid \text{acq} \mid \text{sc}$$

$$S ::= r := M \mid r := [L]^\mu \mid [L]^\mu := M \mid F^\mu \mid \text{skip} \mid S_1; S_2 \mid \text{if}(M)\{S_1\}\text{else}\{S_2\} \mid S_1 \parallel S_2$$

*Access modes*,  $\mu$ , are relaxed (rlx), release (rel), acquire (acq), and sequentially consistent (sc). Let expressions ( $r := M$ ) only affect thread-local state and thus do not have a mode. Reads ( $r := [L]^\mu$ ) support rlx, acq, sc. Writes ( $[L]^\mu := r$ ) support rlx, rel, sc. Fences ( $F^\mu$ ) support rel, acq, sc.

*Commands*, aka *statements*,  $S$ , include memory accesses at a given mode, as well as the usual structural constructs. Following [Ferreira et al. 1996],  $\parallel$  denotes parallel composition, preserving thread state on the left after a join. In examples and sublanguages without join, we use the symmetric  $\parallel$  operator.

We use common syntax sugar, such as *extended expressions*,  $\mathbb{M}$ , which include memory locations. For example, if  $\mathbb{M}$  includes a single occurrence of  $x$ , then  $y := \mathbb{M}$ ;  $S$  is shorthand for  $r := x$ ;  $y := \mathbb{M}[r/x]$ ;  $S$ . Each occurrence of  $x$  in an extended expression corresponds to an separate read. We also write  $\text{if}(M)\{S\}$  as shorthand for  $\text{if}(M)\{S\}\text{else}\{\text{skip}\}$ .

Throughout §1–B we require that

- each register is assigned at most once in a program.

In §4, we drop this restriction, requiring instead that

- there are registers  $\mathcal{S}_{\mathcal{E}} = \{s_e \mid e \in \mathcal{E}\}$ , that do not appear in programs:  $S[N/s_e] = S$ .

The semantics is built from the following.

- a set of *events*  $\mathcal{E}$ , ranged over by  $e, d, c$ , and subsets ranged over by  $E, D, C$ ,
- a set of *logical formulae*  $\Phi$ , ranged over by  $\phi, \psi, \theta$ ,
- a set of *actions*  $\mathcal{A}$ , ranged over by  $a, b$ ,
- a family of *quiescence symbols*  $Q_x$ , indexed by location.

We require that

- formulae include tt, ff,  $Q_x$ , and the equalities ( $M=N$ ) and ( $x=M$ ),
- formulae are closed under  $\neg, \wedge, \vee, \Rightarrow$ , and substitutions  $[M/r], [M/x], [\phi/Q_x]$
- there is a relation  $\models$  between formulae, capturing entailment,
- $\models$  has the expected semantics for  $=, \neg, \wedge, \vee, \Rightarrow$  and substitutions  $[M/r], [M/x], [\phi/Q_x]$ ,
- there are three binary relations over  $\mathcal{A} \times \mathcal{A}$ : *overlaps*, *matches*, and *blocks*,
- there are two subsets of  $\mathcal{A}$ , distinguishing *read* and *release* actions.

Logical formulae include equations over registers and memory references, such as ( $r=s+1$ ) and ( $x=1$ ). We use expressions as formulae, coercing  $M$  to  $M \neq 0$ .

We write  $\phi \equiv \psi$  when  $\phi \models \psi$  and  $\psi \models \phi$ . We say  $\phi$  is a *tautology* if  $\text{tt} \models \phi$ . We say  $\phi$  is *unsatisfiable* if  $\phi \models \text{ff}$ , and *satisfiable* otherwise.

### 3.2 Actions in This Paper

In this paper, we let actions be reads and writes and fences:

$$a, b ::= W^\mu xv \mid R^\mu xv \mid F^\mu$$

We use shorthand when referring to actions. In definitions, we drop elements of actions that are existentially quantified. In examples, we drop elements of actions, using defaults. Let  $\sqsubseteq$  be the smallest order over access and fence modes such that  $\text{rlx} \sqsubseteq \text{rel} \sqsubseteq \text{sc}$  and  $\text{rlx} \sqsubseteq \text{acq} \sqsubseteq \text{sc}$ . We write ( $W^{\sqsupset \text{rel}}$ ) to stand for either ( $W^{\text{rel}}$ ) or ( $W^{\text{sc}}$ ), and similarly for the other actions and modes.

*Definition 3.1.* Actions ( $R$ ) are *read* actions. Actions ( $W^{\sqsupset \text{rel}}$ ) and ( $F^{\sqsupset \text{rel}}$ ) are *release* actions.

We say *a overlaps b* if they access the same location.



We say  $a$  *matches*  $b$  if  $a = (Wxv)$  and  $b = (Rxv)$ .

We say  $a$  *blocks*  $b$  if  $a = (Wx)$  and  $b = (Rx)$ , regardless of value.

### 3.3 PwT: Pomsets with Predicate Transformers

*Predicate transformers* are functions on formulae that preserve logical structure, providing a natural model of sequential composition. The definition comes from Dijkstra [1975]:

*Definition 3.2.* A *predicate transformer* is a function  $\tau : \Phi \rightarrow \Phi$  such that

(x1) if  $\phi \models \psi$ , then  $\tau(\phi) \models \tau(\psi)$ , (x3)  $\tau(\psi_1 \vee \psi_2) \equiv \tau(\psi_1) \vee \tau(\psi_2)$ .

(x2)  $\tau(\psi_1 \wedge \psi_2) \equiv \tau(\psi_1) \wedge \tau(\psi_2)$ ,

We consistently use  $\psi$  as the parameter of predicate transformers. Note that substitutions ( $\psi[M/r]$  and  $\psi[M/x]$ ) and implications on the right ( $\phi \Rightarrow \psi$ ) are predicate transformers.

As discussed in §1, predicate transformers suffice for sequentially consistent models, but not relaxed models, where dependency calculation is crucial. For dependency calculation, we use a *family* of predicate transformers, indexed by sets of events. In sequential composition, we will use  $\tau^{\downarrow e}$  as the predicate transformer applied to event  $e$  where  $d \in (\downarrow e)$  if  $d < e$ .

*Definition 3.3.* A *family of predicate transformers* over  $E$  consists of a predicate transformer  $\tau^D$  for each  $D \subseteq \mathcal{E}$ , such that if  $C \cap E \subseteq D$  then  $\tau^C(\psi) \models \tau^D(\psi)$ .

We write  $\tau(\psi)$  as an abbreviation of  $\tau^E(\psi)$ .

*Definition 3.4.* A *pomset with predicate transformers* (PwT) is a tuple  $(E, \lambda, \kappa, \tau, \checkmark, \preceq)$  where

(m1)  $E \subseteq \mathcal{E}$  is a set of events,

(m2)  $\lambda : E \rightarrow \mathcal{A}$  defines a *label* for each event,

(m3)  $\kappa : E \rightarrow \Phi$  defines a *precondition* for each event,

(m4)  $\tau : 2^E \rightarrow \Phi \rightarrow \Phi$  is a *family of predicate transformers* over  $E$ ,

(m5)  $\checkmark : \Phi$  is a *termination condition*, such that

(m5a)  $\checkmark \models \tau(\text{tt})$ ,

(m6)  $\preceq \subseteq E \times E$ , is a partial order capturing *causality*,

A PwT is *complete* if

(c3)  $\kappa(e)$  is a tautology (for every  $e \in E$ ),

(c5)  $\checkmark$  is a tautology.

Preconditions are doing two things:


- determining which events can appear in a pomset, and which ones can go together
- helping to calculate dependencies.

Empty set is used for code that does not run in any given execution. To get a complete pomset for  $\llbracket \text{if}(\text{ff})\{x := 1\} \rrbracket$  you need to take the empty set for  $\llbracket x := 1 \rrbracket$ .

Idea behind  $Q_x$ :

- most recent prior write to  $x$  must be in the pomset in order to read  $x$ ...
- similar to release/termination: all prior writes must be in the pomset in order to release...
- terminology: “prior” means sequentially before, different from  $\preceq$ , which is “ordered before”.
- (c3) requires tautologies, which means that all variables are initialized sequentially in order to get rid of  $Q_x$ .

Sanity check:





If  $P \in \text{SKIP}$  then  $E = \emptyset$  and  $\tau^D(\psi) \equiv \psi$ .

If  $P \in \text{SEQ}(\mathcal{P}_1, \mathcal{P}_2)$  then  $(\exists P_1 \in \mathcal{P}_1) (\exists P_2 \in \mathcal{P}_2)$

let  $\kappa'_2(e) = \tau_1^{\downarrow e}(\kappa_2(e))$ , where  $\downarrow e = \{c \mid c < e\}$ ,

and  $\checkmark_1(e) = \checkmark_1$  if  $\lambda(e)$  is a **release**—otherwise  $\checkmark_1(e) = \text{tt}$ .

(s1)  $E = (E_1 \cup E_2)$ ,

(s4)  $\tau^D(\psi) \equiv \tau_1^D(\tau_2^D(\psi))$ ,

(s2)  $\lambda \supseteq (\lambda_1 \cup \lambda_2)$ ,

(s5)  $\checkmark \equiv \checkmark_1 \wedge \tau_1(\checkmark_2)$ ,

(s3a) if  $e \in E_1 \setminus E_2$  then  $\kappa(e) \equiv \kappa_1(e)$ ,

(s6)  $\leq \supseteq \leq_1 \cup \leq_2$ ,

(s3b) if  $e \in E_2 \setminus E_1$  then  $\kappa(e) \equiv \kappa'_2(e) \wedge \checkmark_1(e)$ ,

(s3c) if  $e \in E_1 \cap E_2$  then  $\kappa(e) \equiv (\kappa_1(e) \vee \kappa'_2(e)) \wedge \checkmark_1(e)$ ,

If  $P \in \text{IF}(\phi, \mathcal{P}_1, \mathcal{P}_2)$  then  $(\exists P_1 \in \mathcal{P}_1) (\exists P_2 \in \mathcal{P}_2)$

(i1)  $E = (E_1 \cup E_2)$ ,

(i4)  $\tau^D(\psi) \equiv (\phi \wedge \tau_1^D(\psi)) \vee (\neg\phi \wedge \tau_2^D(\psi))$ ,

(i2)  $\lambda \supseteq (\lambda_1 \cup \lambda_2)$ ,

(i5)  $\checkmark \equiv (\phi \wedge \checkmark_1) \vee (\neg\phi \wedge \checkmark_2)$ .

(i3a) if  $e \in E_1 \setminus E_2$  then  $\kappa(e) \equiv \phi \wedge \kappa_1(e)$ ,

(i6)  $\leq \supseteq \leq_1 \cup \leq_2$ ,

(i3b) if  $e \in E_2 \setminus E_1$  then  $\kappa(e) \equiv \neg\phi \wedge \kappa_2(e)$ ,

(i3c) if  $e \in E_1 \cap E_2$  then  $\kappa(e) \equiv (\phi \wedge \kappa_1(e)) \vee (\neg\phi \wedge \kappa_2(e))$ ,

If  $P \in \text{LET}(r, M)$  then  $E = \emptyset$  and  $\tau^D(\psi) \equiv \psi[M/r]$ .

If  $P \in \text{READ}(r, x, \mu)$  then  $(\exists v \in \mathcal{V})$

(r1)  $|E| \leq 1$ ,

(r4b) if  $E \neq \emptyset$  and  $(E \cap D) = \emptyset$  then

(r2)  $\lambda(e) = R^\mu xv$ ,

$\tau^D(\psi) \equiv (v=r \vee x=r) \Rightarrow \psi$ ,

(r3)  $\kappa(e) \equiv Q_x$ ,

(r4c) if  $E = \emptyset$  then  $\tau^D(\psi) \equiv \psi$ ,

(r4a) if  $E \neq \emptyset$  and  $(E \cap D) \neq \emptyset$  then

(r5a) if  $E \neq \emptyset$  or  $\mu \sqsubseteq \text{rlx}$  then  $\checkmark \equiv \text{tt}$ .

$\tau^D(\psi) \equiv v=r \Rightarrow \psi$ ,

(r5b) if  $E = \emptyset$  and  $\mu \supseteq \text{acq}$  then  $\checkmark \equiv \text{ff}$ .

If  $P \in \text{WRITE}(x, M, \mu)$  then  $(\exists v \in \mathcal{V})$

(w1)  $|E| \leq 1$ ,

(w4b) if  $E = \emptyset$  then  $\tau^D(\psi) \equiv \psi[M/x][\text{ff}/Q_x]$ ,

(w2)  $\lambda(e) = W^\mu xv$ ,

(w5a) if  $E \neq \emptyset$  then  $\checkmark \equiv M=v$ ,

(w3)  $\kappa(e) \equiv M=v$ ,

(w5b) if  $E = \emptyset$  then  $\checkmark \equiv \text{ff}$ .

(w4a) if  $E \neq \emptyset$  then  $\tau^D(\psi) \equiv \psi[M/x][M=v/Q_x]$ ,

$\llbracket r := M \rrbracket = \text{LET}(r, M)$

$\llbracket \text{skip} \rrbracket = \text{SKIP}$

$\llbracket r := x^\mu \rrbracket = \text{READ}(r, x, \mu)$

$\llbracket S_1; S_2 \rrbracket = \text{SEQ}(\llbracket S_1 \rrbracket, \llbracket S_2 \rrbracket)$

$\llbracket x^\mu := M \rrbracket = \text{WRITE}(x, M, \mu)$

$\llbracket \text{if}(M)\{S_1\}\text{else}\{S_2\} \rrbracket = \text{IF}(M \neq 0, \llbracket S_1 \rrbracket, \llbracket S_2 \rrbracket)$

Fig. 1. PwT Semantics

where  $\tau(\psi) = (r \neq 0 \wedge \psi[1/x][\text{ff}/Q_x]) \vee (r = 0 \wedge \psi)$

We give the semantics of programs  $\llbracket \cdot \rrbracket$  in Fig. 1.

Let  $P$  range over pomsets, and  $\mathcal{P}$  over sets of pomsets.

The model has seven components, which can be daunting at first glance. To aid the reader, we use consistent numbering throughout. For example, item 7 always refers to the order relation.

The core of the model is a pomset, which includes a set of events (m1), a labeling (m2), and an order (m6). We also include the *reads-from* relation explicitly in the model (m7).

On top of this basic structure, m3–m5 add a layer of logic. For each pomset, m5 provides a termination condition. For each event in a pomset, m3 provides a precondition. For each set of events in

a pomset, **m4** provides a predicate transformer. Sequential dependency is calculated by  $\kappa'_2$  in the semantics of sequential composition.

Before discussing the details of the model, we note that the semantics satisfies the expected monoid laws and is closed with respect to *augmentation*. Augments include more order and stronger formulae; in examples, we typically consider pomsets that are augment-minimal. One intuitive reading of augment closure is that adding order can only cause preconditions to weaken.

LEMMA 3.5. (a)  $\mathcal{P} = (\mathcal{P} \parallel \text{SKIP}) = (\mathcal{P}; \text{SKIP}) = (\text{SKIP}; \mathcal{P})$ .

(b)  $(\mathcal{P}_1 \parallel \mathcal{P}_2) \parallel \mathcal{P}_3 = \mathcal{P}_1 \parallel (\mathcal{P}_2 \parallel \mathcal{P}_3)$ .

(c)  $(\mathcal{P}_1; \mathcal{P}_2); \mathcal{P}_3 = \mathcal{P}_1; (\mathcal{P}_2; \mathcal{P}_3)$ .

PROOF. Straightforward calculation. (a) requires **m5a** for the termination condition in  $(\mathcal{P}; \text{SKIP})$ .

(c) requires both conjunction closure (**x2**, for the termination condition) and disjunction closure (**x3**, for the predicate transformers themselves).  $\square$

LEMMA 3.6. (d)  $\text{if}(\phi)\{\text{if}(\psi)\{\mathcal{P}\}\} = \text{if}(\phi \wedge \psi)\{\mathcal{P}\}$ .

(e)  $\text{if}(\phi)\{\mathcal{P}_1; \mathcal{P}_3\} \text{else} \{\mathcal{P}_2; \mathcal{P}_3\} \supseteq \text{if}(\phi)\{\mathcal{P}_1\} \text{else} \{\mathcal{P}_2\}; \mathcal{P}_3$ .

(f)  $\text{if}(\phi)\{\mathcal{P}_1; \mathcal{P}_2\} \text{else} \{\mathcal{P}_1; \mathcal{P}_3\} \supseteq \mathcal{P}_1; \text{if}(\phi)\{\mathcal{P}_2\} \text{else} \{\mathcal{P}_3\}$ .

(g)  $\text{if}(\phi)\{\mathcal{P}\} \text{else} \{\mathcal{P}\} \supseteq \mathcal{P}$ .

(h)  $\text{if}(\phi)\{\mathcal{P}_1\} \text{else} \{\mathcal{P}_2\} \supseteq \mathcal{P}_1$  if  $\phi$  is a tautology.

(i)  $\text{if}(\phi)\{\mathcal{P}_1\} \text{else} \{\mathcal{P}_2\} = \text{if}(\phi)\{\mathcal{P}_1\}; \text{if}(\neg\phi)\{\mathcal{P}_2\}$ .

(j)  $\text{if}(\phi)\{\mathcal{P}_1\} \text{else} \{\mathcal{P}_2\} = \text{if}(\neg\phi)\{\mathcal{P}_2\}; \text{if}(\phi)\{\mathcal{P}_1\}$ .

PROOF. Straightforward calculation. In §4.7, we refine the semantics to validate the reverse inclusions for (e), (f), and (g).

In §4.3, we refine the semantics to validate the reverse inclusion for (h).

For PwP, (i) and (j) are inclusions rather than equations. In §A.6, we refine the semantics to validate the reverse inclusions.  $\square$

*Definition 3.7.*  $P_2$  is an *augment* of  $P_1$  if

- |                                     |  |  |   |
|-------------------------------------|--|--|---|
| (1) $E_2 = E_1$ ,                   | (3) $\kappa_2(e) \equiv \kappa_1(e)$ ,       | (5) $\checkmark_2 \equiv \checkmark_1$ , | (7) $\text{rf}_2 \supseteq \text{rf}_1$ . |
| (2) $\lambda_2(e) = \lambda_1(e)$ , | (4) $\tau_2^D(\psi) \equiv \tau_1^D(\psi)$ , | (6) $\leq_2 \supseteq \leq_1$ ,          |   |

LEMMA 3.8. If  $P_1 \in \llbracket S \rrbracket$  and  $P_2$  augments  $P_1$  then  $P_2 \in \llbracket S \rrbracket$ .

PROOF. Induction on the definition of  $\llbracket \cdot \rrbracket$ .  $\square$

### 3.4 Pomsets

We first explain the core of model, ignoring the logic (rules 3–5). We defer discussion of *IF* to §3.7.

Reads, writes, and fences map to pomsets with at most one event. skip maps to the empty pomset. Ignoring the logic, the definitions are straightforward. Note only that  $\llbracket x := 1 \rrbracket$  can write any value  $v$ ; the fact that  $v$  must be 1 is captured in the logic (see §3.5).


The structural rules combine pomsets: Parallel composition is disjoint union, inheriting labeling, order and **rf** from the two sides. Any **rf** edges added between the two sides must also be added to the order (**p6a** and **p6b**). Sequential composition is similar, with two changes: **s1** does not require disjointness (see §3.5), and **s6a** may require order (see example **PUB**, below).

Note that reads-from implies order by (**m7c**).

In top-level pomsets, every read must have a matching write in **rf** (**c7**). Together with **m7a** and **m7b**, the lemma guarantees that reads are *fulfilled* at top-level, as in [Jagadeesan et al. 2020, §2.7].<sup>1</sup>

<sup>1</sup>The basic model would be the same if we move **rf** from the model itself to be existentially quantified in the definition of top-level pomset, along with **m7a** and **m7b**. This was the approach of Jagadeesan et al. We include **rf** explicitly for use in §B.3, where we introduce a variant semantics  $\llbracket \cdot \rrbracket$  where **m7c** is not required.

From Definition 3.1, recall that  $a$  *delays*  $b$  if  $a \triangleright_{\text{co}} b$  or  $a \triangleleft_{\text{sync}} b$  or  $a \triangleright_{\text{sc}} b$ . s6a guarantees that sequential order is enforced between conflicting accesses of the same location ( $\triangleright_{\text{co}}$ ), into a release and out of an acquire ( $\triangleleft_{\text{sync}}$ ), and between SC accesses ( $\triangleright_{\text{sc}}$ ). Combined with the fulfillment requirements (m7a, m7b and m7c), these ensure coherence, publication, subscription and other idioms. For example, consider the following:<sup>2</sup>



The execution is disallowed due to the cycle. All of the order shown is required at top-level: The intra-thread order comes from s6a:  $(Wx0) \blacktriangleright (Wx1)$  is required by  $\triangleright_{\text{co}}$ .  $(Wx1) \rightarrow (W^{\text{rel}}y1)$  and  $(R^{\text{acq}}y1) \rightarrow (Rx0)$  are required by  $\triangleleft_{\text{sync}}$ . The cross-thread order is required by fulfillment: c7 requires that all top-level reads are in the image of  $\text{rf}$ . m7a ensures that  $(W^{\text{rel}}y1) \xrightarrow{\text{rf}} (R^{\text{acq}}y1)$ , and m7c subsequently ensures that  $(W^{\text{rel}}y1) \leq (R^{\text{acq}}y1)$ . The *antidependency*  $(Rx0) \rightarrow (Wx1)$  is required by m7b. (Alternatively, we could have  $(Wx1) \rightarrow (Rx0)$ , again resulting in a cycle.)

The semantics gives the expected results for store buffering and load buffering, as well as litmus tests involving fences and SC access. The model of coherence is weaker than C11, in order to support common subexpression elimination, and stronger than Java, in order to support local reasoning about data races. See [Jagadeesan et al. 2020, §3.1] for a discussion.

In the structural rules *SEQ* and *IF*, we say that  $d \in E_1$  and  $e \in E_2$  *coalesce* if  $d = e$ .

s1 allows *mumbling* [Brookes 1996] by coalescing events. For example  $\llbracket x := 1; x := 1 \rrbracket$  includes the singleton pomset  $(Wx1)$ . From this it is easy to see that  $\llbracket x := 1; x := 1 \rrbracket \supseteq \llbracket x := 1 \rrbracket$  is a valid refinement. It is equally obvious that  $\llbracket x := 1 \rrbracket \not\supseteq \llbracket x := 1; x := 1 \rrbracket$  is not a valid refinement, since the latter includes a two-element pomset, but the former does not.<sup>3</sup>

### 3.5 Termination

In top-level pomsets, c5 requires that  $\checkmark$  is a tautology, capturing termination. Terminated pomsets are often called *complete*, whereas nonterminated pomsets are *incomplete*.

Ignoring predicate transformers, the structural rules, p5 and s5, take  $\checkmark$  to be  $\checkmark_1 \wedge \checkmark_2$ . This is as expected: the program terminates if both subprograms terminate.

The interesting rules are *READ*, *FENCE*, and *WRITE*.

In *READ*, there is no restriction on  $\checkmark$  for relaxed reads. From this, it is easy to see that  $\llbracket r := x \rrbracket \supseteq \llbracket \text{skip} \rrbracket$  is a valid refinement (where the default mode is *rlx*).

In *FENCE*, instead, f5 ensures that all fences are included at top-level. This also ensures  $\llbracket F^\mu \rrbracket \not\supseteq \llbracket \text{if}(M)\{F^\mu\} \rrbracket$ , since  $\llbracket \text{if}(M)\{F^\mu\} \rrbracket$  includes the empty set with termination condition  $\neg M$ , but  $\llbracket F^\mu \rrbracket$  can only include the empty set with termination condition *ff*.

In *WRITE*, w5b is similar. In addition, w5a ensures that top-level pomsets do not include bogus writes. Suppose  $P \in \llbracket x := 1 \rrbracket$ . As we noted above,  $P$  can include  $(1=v \mid Wxv)$ , for any value  $v$ . At top-level, however, w5a requires that  $\checkmark$  implies  $1=v$ . In this case, m3a would filter the pomset,

<sup>2</sup>We use different colors for arrows representing order:

- $d \blacktriangleright e$  arises from control/data/address *dependency* (s3, definition of  $\kappa'_2(d)$ ),
- $d \rightarrow e$  arises from  $\triangleleft_{\text{sync}}$  or  $\triangleright_{\text{sc}}$  (s6a),
- $d \blacktriangleright e$  arises from  $\triangleright_{\text{co}}$  (s6a),
- $d \xrightarrow{\text{rf}} e$  arises from *reads-from* (m7a),
- $d \rightarrow e$  arises from *blocking* (m7b).

In §B.3, it is possible for *rf* to contradict  $\leq$ . In this case, we use a dotted arrow for *rf*:  $d \cdots \xrightarrow{\text{rf}} e$  indicates that  $e \leq d$ .

<sup>3</sup>These are distinguished by the context:  $[-] \parallel r := x; x := 2; s := x; \text{if}(r=s)\{z := 1\}$ .

since preconditions must be satisfiable. However, unsatisfiable writes can be become satisfiable via merging:

$$\begin{array}{ccc} x := 1 & x := 2 & \text{if}(M)\{x := 3\} \\ \boxed{Wx1} & \boxed{2=3 \mid Wx3} & \boxed{M \mid Wx3} \end{array}$$

By merging, the semantics allows the following:

$$x := 1; x := 2; \text{if}(M)\{x := 3\}$$

$$\boxed{Wx1} \rightarrow \boxed{M \mid Wx3}$$

This pomset is incomplete, however, since  $\checkmark \equiv 2=3$ .

### 3.6 Data Dependencies, Preconditions, and Predicate Transformers

In top-level pomsets, **c3** requires that every precondition  $\kappa(e)$  is a tautology.

Preconditions are discharged during sequential composition by applying predicate transformers  $\tau_1$  from the left to preconditions  $\kappa_2(e)$  on the right. The specific rules are **s3b** and **s3c**, which use the transformed predicate  $\kappa'_2(e) = \tau_1^{\downarrow e}(\kappa_2(e))$ , where  $\downarrow e = \{c \mid c < e\}$  is the set of events that precede  $e$  in causal order. We call  $\downarrow e$  the *dependent set* for  $e$ . Then  $E \setminus (\downarrow e)$  is the *independent set*.

Before looking at the details, it is useful to have a high-level view of how nontrivial preconditions and predicate transformers are introduced. (We discuss address dependencies in §4.4.)

Preconditions are introduced in:

(**s3**) for release actions,

(**i3**) for control dependencies,

(**w3**) for data dependencies on writes.

Predicate transformers are introduced in:

(**r4a**) for reads in the dependent set,

(**r4b**) for reads in the independent set,

(**w5**) for writes.

The rules track dependencies. We discuss data dependencies (**w3**) here and control dependencies (**i3**) in §3.7. Unless otherwise noted, we assume pomsets are *complete* and *augment-minimal*. We do not discuss **s3** further. It simply ensures that all writes are present before a release, even for incomplete pomsets (see §3.5).

A simple example of a data dependency is a pomset  $P \in \llbracket r := x; y := r \rrbracket$ . If  $P$  is complete, it must have two events. Then *SEQ* requires that there are  $P_1 \in \llbracket r := x \rrbracket$  and  $P_2 \in \llbracket y := r \rrbracket$  of the form:

$$\begin{array}{ccc} r := x & & y := r \\ \boxed{(x=r \vee v=r) \Rightarrow \psi} \quad \boxed{Rxv} \xrightarrow{d} \boxed{v=r \Rightarrow \psi} & & \boxed{\psi[r/y]} \quad \boxed{r=w \mid Wyw} \xrightarrow{e} \boxed{\psi[r/y]} \end{array} \quad (\ddagger)$$

First we consider the case that  $v = w$ . For example if  $v = w = 1$ , we have:

$$\boxed{(x=r \vee 1=r) \Rightarrow \psi} \quad \boxed{Rx1} \xrightarrow{d} \boxed{1=r \Rightarrow \psi} \quad \boxed{\psi[r/y]} \quad \boxed{r=1 \mid Wy1} \xrightarrow{e} \boxed{\psi[r/y]}$$

For the read, the dependent transformer  $\tau_1^{\{d\}}$  is  $1=r \Rightarrow \psi$ ; the independent transformer  $\tau_1^{\emptyset}$  is  $(x=r \vee 1=r) \Rightarrow \psi$ . These are determined by **r4a** and **r4b**, respectively. For the write, both  $\tau_2^{\{e\}}$  and  $\tau_2^{\emptyset}$  are  $\psi[r/y]$ , as are determined by **w5**. Combining these into a single pomset, we have:

$$r := x; y := r$$

$$\boxed{(x=r \vee 1=r) \Rightarrow \psi[r/y]} \quad \boxed{Rx1} \xrightarrow{d} \boxed{1=r \Rightarrow \psi[r/y]} \quad \boxed{\phi \mid Wy1}^e$$

By **s4**, predicate transformers are determined by composition; thus  $\tau^D(\psi)$  is  $\tau_1^D(\tau_2^D(\psi))$ . Since the transformer does not depend on whether the write is included, we do not draw dependencies for the write in the diagram.

Turning to the precondition  $\phi$  on the write, recall that in order for  $e$  to participate in a top-level pomset, the precondition  $\phi$  must be a tautology at top-level. There are two possibilities.

- If  $d \leq e$  then we apply the dependent transformer and  $\phi = (1=r \Rightarrow r=1)$ , a tautology.

- If  $d \not\prec e$  then we apply the independent transformer and  $\phi = ((x=r \vee 1=r) \Rightarrow r=1)$ . Under the assumption that  $r$  is bound, this is logically equivalent to  $(x=1)$ . (We make this more precise in §4.2.)

Eliding transformers, the two outcomes are:

$$\begin{array}{ccc} r := x; y := r & & r := x; y := r \\ \boxed{\text{Rx1}} \xrightarrow{d} \boxed{\text{Wy1}}^e & & \boxed{\text{Rx1}} \xrightarrow{d} \boxed{x=1 \mid \text{Wy1}}^e \end{array}$$

The independent case on the right can only participate in a top-level pomset if the precondition  $(x=1)$  is discharged. To do so, we must prepend a pomset  $P_0$  that writes 1 to  $x$ :

$$\begin{array}{ccc} x := 1 & & x := 1; r := x; y := r \\ \boxed{\psi[1/x]} \boxed{1=1 \mid \text{Wx1}} \xrightarrow{c} \boxed{\psi[1/x]} & & \boxed{1=1 \mid \text{Wx1}}^c \boxed{\text{Rx1}} \xrightarrow{d} \boxed{1=1 \mid \text{Wy1}}^e \end{array}$$

Here we apply the predicate transformer  $\tau_0^\emptyset$  to  $(x=1)$ , resulting in the tautology  $(1=1)$ .

Now suppose that  $v \neq w$  in  $(\frac{\dagger}{\dagger})$ . Again there are two possibilities, where we take  $v = 0$  and  $w = 1$ :

$$\begin{array}{ccc} r := x; y := r & & r := x; y := r \\ \boxed{\text{Rx0}} \xrightarrow{d} \boxed{0=r \Rightarrow r=1 \mid \text{Wy1}}^e & & \boxed{\text{Rx0}} \xrightarrow{d} \boxed{(x=r \vee 0=r) \Rightarrow r=1 \mid \text{Wy1}}^e \end{array}$$

Assuming that  $r$  is bound, both preconditions on  $e$  are unsatisfiable.

If a write is independent of a read, then clearly no order is imposed between them. For example, the precondition of  $e$  is a tautology in:

$$\begin{array}{ccc} r := x; y := 1 & & \\ \boxed{(x=r \vee 0=r) \Rightarrow \psi[r/y]} \boxed{\text{Rx0}} \xrightarrow{d} \boxed{0=r \Rightarrow \psi[r/y]} & & \boxed{(x=r \vee 0=r) \Rightarrow 1=1 \mid \text{Wy1}}^e \end{array}$$

### 3.7 Control Dependencies

In  $IF(\phi, \mathcal{P}_1, \mathcal{P}_2)$ , the predicate transformer (14) is  $(\phi \wedge \tau_1^D(\psi)) \vee (\neg\phi \wedge \tau_2^D(\psi))$ , which is the disjunctive equivalent of Dijkstra's conjunctive formulation:  $(\phi \Rightarrow \tau_1^D(\psi)) \wedge (\neg\phi \Rightarrow \tau_2^D(\psi))$ .

This semantics validates dead code elimination: if  $M \neq 0$  is a tautology then  $\llbracket \text{if}(M)\{S_1\} \text{ else } \{S_2\} \rrbracket \supseteq \llbracket S_1 \rrbracket$ . The reverse inclusion does not hold.

For events from  $E_1$ , 13a requires  $\phi \wedge \kappa_1(e)$ . For events from  $E_2$ , 13b requires  $\neg\phi \wedge \kappa_2(e)$ . For coalescing events in  $E_1 \cap E_2$ , 13c requires  $(\phi \wedge \kappa_1(e)) \vee (\neg\phi \wedge \kappa_2(e))$ . This semantics allows common code to be lifted out of a conditional, validating the transformation  $\llbracket \text{if}(M)\{S\} \text{ else } \{S\} \rrbracket \supseteq \llbracket S \rrbracket$ . The use of *respects* in 17a ensures that no *rf* is introduced between events in  $E_1 \cap E_2$  when coalescing; see §B.3.

By allowing events to coalesce, 13c ensures that control dependencies are calculated semantically. For example, consider  $P \in \llbracket \text{if}(r=1)\{y := r\} \text{ else } \{y := 1\} \rrbracket$ , which is build from  $P_1 \in \llbracket y := r \rrbracket$  and  $P_2 \in \llbracket y := 1 \rrbracket$  such as:

$$\begin{array}{ccc} y := r & y := 1 & \text{if}(r=1)\{y := r\} \text{ else } \{y := 1\} \\ \boxed{r=1 \mid \text{Wy1}}^e & \boxed{1=1 \mid \text{Wy1}}^e & \boxed{(r=1 \Rightarrow r=1) \wedge (r \neq 1 \Rightarrow 1=1) \mid \text{Wy1}}^e \end{array}$$

Here, the precondition in the combined pomset is a tautology, independent of  $r$ .

Control dependencies are eliminated in the same way as data dependencies. For example:


$$\begin{array}{ccc} r := x & & \text{if}(r=1)\{y := 1\} \\ \boxed{(x=r \vee v=r) \Rightarrow \psi} \boxed{\text{Rxv}} \xrightarrow{d} \boxed{v=r \Rightarrow \psi} & & \boxed{r=1 \Rightarrow \psi[1/y]} \boxed{r=1 \mid \text{Wyw}}^e \xrightarrow{c} \boxed{r=1 \Rightarrow \psi[1/y]} \end{array}$$

Reasoning as we did for (§) in §3.6, there are two possibilities:

$$\begin{array}{cc}
 r := x; \text{if } (r=1) \{y := 1\} & r := x; \text{if } (r=1) \{y := 1\} \\
 \boxed{\text{Rx1}} \xrightarrow{d} \boxed{\text{Wy1}}^e & \boxed{\text{Rx1}} \xrightarrow{d} \boxed{x=1 \mid \text{Wy1}}^e
 \end{array}$$

As another example, consider JMM causality test case 1 [Pugh 2004]:

$$x := 0; (r := x; \text{if } (r \geq 0) \{y := 1\} \parallel x := y)$$



The precondition  $\phi$  is  $((1=r \vee x=r) \Rightarrow r \geq 0)[0/x]$  which is  $((1=r \vee 0=r) \Rightarrow r \geq 0)$  which is a tautology.

### 3.8 Reordering Transformations

The semantics validates many peephole optimizations. Most apply only to relaxed access.

$$\begin{array}{ll}
 \llbracket r := x; s := y \rrbracket = \llbracket s := y; r := x \rrbracket & \text{if } r \neq s \\
 \llbracket x := M; y := N \rrbracket = \llbracket y := N; x := M \rrbracket & \text{if } x \neq y \\
 \llbracket x := M; s := y \rrbracket = \llbracket s := y; x := M \rrbracket & \text{if } x \neq y \text{ and } s \notin \text{id}(M)
 \end{array}$$

Here  $\text{id}(S)$  is the set of locations and registers that occur in  $S$ . Using augmentation closure, the semantics also validates roach-motel reorderings [Sevčík 2008]. For example, on read/write pairs:

$$\begin{array}{ll}
 \llbracket x^\mu := M; s := y \rrbracket \supseteq \llbracket s := y; x^\mu := M \rrbracket & \text{if } x \neq y \text{ and } s \notin \text{id}(M) \\
 \llbracket x := M; s := y^\mu \rrbracket \supseteq \llbracket s := y^\mu; x := M \rrbracket & \text{if } x \neq y \text{ and } s \notin \text{id}(M)
 \end{array}$$

## 4 REFINEMENTS AND ADDITIONAL FEATURES

In the paper so far, we have assumed that registers are assigned at most once. We have done this primarily for readability. In the first subsection below, we drop this assumption, instead using substitution to rename registers. We use the set  $\mathcal{S}_E = \{s_e \mid e \in \mathcal{E}\}$ . By assumption (§3.1), these registers do not appear in programs:  $S[N/s_e] = S$ . The resulting semantics satisfies redundant read elimination.

In the rest of this section we consider several orthogonal features: address calculation, if-closure, read-modify-write operations, and access elimination.

These extensions preserve all of the valid transformations discussed thus far. We state the extensions with respect to the base semantics of Fig. 1, but they apply equally to the variants described in §B.

### 4.1 Read-Read Independencies


To avoid stalling the CPU pipeline unnecessarily, hardware does not enforce control dependencies between reads. To support if-closure (§4.7), software models must not distinguish control dependencies from other dependencies. Thus, we are forced to drop all dependencies between reads. To achieve this, we modify the definition of  $\kappa'_2$  in Fig. 1.

*Definition 4.1.* Let  $\llbracket \cdot \rrbracket$  be defined as in Fig. 1, replacing the definition of  $\kappa'_2$  with:

$$\kappa'_2(e) = \begin{cases} \tau_1(\kappa_2(e)) & \text{if } \lambda(e) \text{ is a read} \\ \tau_1^{\downarrow e}(\kappa_2(e)) & \text{otherwise, where } \downarrow e = \{c \mid c < e\} \end{cases}$$

## 4.2 Register Recycling and Redundant Read Elimination

JMM Test Case 2 [Pugh 2004] states the following execution should be allowed “since redundant read elimination could result in simplification of  $r=s$  to true, allowing  $y := 1$  to be moved early.”



This execution is not allowed by the semantics  $\llbracket \cdot \rrbracket$  of Fig. 1: the precondition of  $e$  in the independent case is

$$(1=r \vee x=r) \Rightarrow (1=s \vee r=s) \Rightarrow (r=s), \quad (*)$$

which is equivalent to  $(x=r) \Rightarrow (1=s) \Rightarrow (r=s)$ , which is not a tautology, and thus  $\llbracket \cdot \rrbracket$  requires order from  $d$  to  $e$ .

This execution is allowed, however, if we rename registers using a map from event names to register names. By using this renaming, coalesced events must choose the same register name. In the above example, the precondition of  $e$  in the independent case becomes

$$(1=s_e \vee x=s_e) \Rightarrow (1=s_e \vee s_e=s_e) \Rightarrow (s_e=s_e), \quad (**)$$

which is a tautology. In  $(**)$ , the first read resolves the nondeterminism in both the first and the second read. Given the choice of event names, the outcome of the second read is predetermined! In  $(*)$ , the second read remains nondeterministic, even in the case that the events are destined to coalesce.

*Definition 4.2.* Let  $\llbracket \cdot \rrbracket$  be defined as in Fig. 1, changing **R4** of *READ*:

(R4a) if  $(E \cap D) \neq \emptyset$  then  $\tau^D(\psi) \equiv v=s_e \Rightarrow \psi[s_e/r]$ ,

(R4b) if  $E \neq \emptyset$  and  $(E \cap D) = \emptyset$  then  $\tau^D(\psi) \equiv (v=s_e \vee x=s_e) \Rightarrow \psi[s_e/r]$ ,

(R4c) if  $E = \emptyset$  then  $(\forall s) \tau^D(\psi) \equiv \psi[s/r]$ .

With this semantics, it is straightforward to see that redundant load elimination is sound:

$$\llbracket r := x^\mu; s := x^\mu \rrbracket \supseteq \llbracket r := x^\mu; s := r \rrbracket$$

## 4.3 Register Consistency

We would like:

(M3a')  $\kappa(e)$  is satisfiable.

For associativity, (M3a') in turn requires

(x4')  $\tau(\text{ff}) \equiv \text{ff}$ .

But that does not quite hold in our setting. In this subsection, we refine these requirements into ones that do hold. First we define  $\theta_\lambda$ , which captures the register state of a pomset:

$$\theta_\lambda = \bigwedge_{\{(e,v) \in (E \times V) \mid \lambda(e) = (Rv)\}} (s_e = v) \text{ where } E = \text{dom}(\lambda)$$

We say that  $\phi$  is  $\lambda$ -consistent if  $\phi \wedge \theta_\lambda$  is satisfiable. We say that it is  $\lambda$ -inconsistent otherwise.

*Definition 4.3.* A  $\lambda$ -predicate transformer is a function  $\tau : \Phi \rightarrow \Phi$  such that

(x1) (x2) (x3) as in Definition 3.2,

(x4) if  $\psi$  is  $\lambda$ -inconsistent then  $\tau(\psi)$  is  $\lambda$ -inconsistent.

A family of  $\lambda$ -predicate transformers over  $\mathcal{E}$  consists of a  $\lambda$ -predicate transformer  $\tau^D$  for each  $D \subseteq \mathcal{E}$ , such that if  $C \cap E \subseteq D$  then  $\tau^C(\psi) \models \tau^D(\psi)$ .

(M4)  $\tau : 2^{\mathcal{E}} \rightarrow \Phi \rightarrow \Phi$  is a family of  $\lambda$ -predicate transformers,

We add this:



(M3a)  $\kappa(e)$  is  $\lambda$ -consistent.

#### 4.4 Address Calculation

Inevitably, address calculation complicates the definitions of *WRITE* and *READ*.

*Definition 4.4.* Let  $\llbracket \cdot \rrbracket$  be defined as in Fig. 1, changing *WRITE* and *READ*:


If  $P \in \text{WRITE}(L, M, \mu)$  then  $(\exists \ell \in \mathcal{V}) (\exists v \in \mathcal{V})$

- (w1) if  $d, e \in E$  then  $d = e$ ,
- (w2)  $\lambda(e) = W^\mu[\ell]v$ ,
- (w3)  $\kappa(e) \equiv L=\ell \wedge M=v$ ,
- (w4a) if  $E \neq \emptyset$  then  $\tau^D(\psi) \equiv (L=\ell) \Rightarrow \psi[M/[\ell]]$ ,
- (w4b) if  $E = \emptyset$  then
- (w5a) if  $E \neq \emptyset$  then  $\checkmark \equiv L=\ell \wedge M=v$ ,
- (w5b) if  $E = \emptyset$  then  $\checkmark \equiv \text{ff}$ .

If  $P \in \text{READ}(r, L, \mu)$  then  $(\exists \ell \in \mathcal{V}) (\exists v \in \mathcal{V})$

- (R1) if  $d, e \in E$  then  $d = e$ ,
- (R2)  $\lambda(e) = R^\mu[\ell]v$
- (R3)  $\kappa(e) \wedge L=\ell$ ,
- (R4a)  $(\forall e \in E \cap D) \tau^D(\psi) \equiv (L=\ell \Rightarrow v=s_e) \Rightarrow \psi[s_e/r]$ ,
- (R4b)  $(\forall e \in E \setminus D) \tau^D(\psi) \equiv ((L=\ell \Rightarrow v=s_e) \vee (L=\ell \Rightarrow [\ell]=s_e)) \Rightarrow \psi[s_e/r]$ ,
- (R4c)  $(\forall s)$  if  $E = \emptyset$  then  $\tau^D(\psi) \equiv \psi[s/r]$ ,
- (R5) if  $E = \emptyset$  and  $\mu \neq \text{rlx}$  then  $\checkmark \equiv \text{ff}$ .

The combination of read-read independency (Definition 4.1) and address calculation is somewhat delicate. Consider the following program, from [Jagadeesan et al. 2020, §5], where initially  $x = 0, y = 0, [0] = 0, [1] = 2$ , and  $[2] = 1$ . It should only be possible to read 0, disallowing the attempted execution below:



This execution would become possible, however, if we were to replace  $(L=\ell \Rightarrow v=s_e)$  by  $(v=s_e)$  in R4a. In this case, (Ry2) would not necessarily be dependency ordered before (Wx1).

#### 4.5 Fence Operations

The semantics of fences is straightforward. Let  $\llbracket F^\mu \rrbracket = \text{FENCE}(\mu)$ , where if  $P \in \text{FENCE}(\mu)$  then

- (F1)  $|E| \leq 1$ ,
- (F2)  $\lambda(e) = F^\mu$ ,
- (F3)  $\kappa(e) \equiv \text{tt}$ ,
- (F4)  $\tau^D(\psi) \equiv \psi$ ,
- (F5a) if  $E \neq \emptyset$  then  $\checkmark \equiv \text{tt}$ ,
- (F5b) if  $E = \emptyset$  then  $\checkmark \equiv \text{ff}$ .

#### 4.6 Read-Modify-Write Operations

RMW operations are formalized by adding a relation  $\xrightarrow{\text{rmw}} \subseteq E \times E$  that relates the read of a successful RMW to the succeeding write.

*Definition 4.5.* Extend the definition of a pomset as follows.

(M10)  $\text{rmw} : E \rightarrow E$  is a partial function capturing read-modify-write *atomicity*, such that

- (M10a) if  $d \xrightarrow{\text{rmw}} e$  then  $\lambda(e)$  **blocks**  $\lambda(d)$ ,
- (M10b) if  $d \xrightarrow{\text{rmw}} e$  then  $d \leq e$ ,
- (M10c) if  $\lambda(c)$  **overlaps**  $\lambda(d)$  then
  - (i) if  $d \xrightarrow{\text{rmw}} e$  then  $c \leq e$  implies  $c \leq d$ ,
  - (ii) if  $d \xrightarrow{\text{rmw}} e$  then  $d \leq c$  implies  $e \leq c$ .

Extend the definition of *SEQ* and *IF* to include:

- (s10) (t10)  $\text{rmw} = (\text{rmw}_1 \cup \text{rmw}_2)$ ,

To define specific operations, we extend the syntax:

$$S ::= \dots \mid r := \text{CAS}^{\mu, \nu}([L], M, N) \mid r := \text{FADD}^{\mu, \nu}([L], M) \mid r := \text{EXCHG}^{\mu, \nu}([L], M)$$

We require that  $r$  does not occur in  $L$ . The corresponding semantic functions are as follows.

**Definition 4.6.** Let  $\text{READ}'$  be defined as for  $\text{READ}$ , adding the constraint:

(R4d) if  $(E \cap D) = \emptyset$  then  $\tau^D(\psi) \models \psi$ .

If  $P \in \text{FADD}(r, L, M, \mu, \nu)$  then  $(\exists P_1 \in \text{SEQ}(\text{READ}'(r, L, \mu), \text{WRITE}(L, r+M, \nu)))$

(v1) if  $\lambda_1(e)$  is a write then there is a read  $\lambda_1(d)$  such that  $\kappa(e) \models \kappa(d)$  and  $d \xrightarrow{\text{rmw}} e$ .

If  $P \in \text{EXCHG}(r, L, M, \mu, \nu)$  then  $(\exists P_1 \in \text{SEQ}(\text{READ}'(r, L, \mu), \text{WRITE}(L, M, \nu)))$

(v1) if  $\lambda_1(e)$  is a write then there is a read  $\lambda_1(d)$  such that  $\kappa(e) \models \kappa(d)$  and  $d \xrightarrow{\text{rmw}} e$ .


If  $P \in \text{CAS}(r, L, M, N, \mu, \nu)$  then  $(\exists P_1 \in \text{SEQ}(\text{READ}'(r, L, \mu), \text{IF}(r=M, \text{WRITE}(L, N, \nu), \text{SKIP})))$

(v1) if  $\lambda_1(e)$  is a write then there is a read  $\lambda_1(d)$  such that  $\kappa(e) \models \kappa(d)$  and  $d \xrightarrow{\text{rmw}} e$ .


This definition ensures atomicity and supports lowering to Arm load/store exclusive operations. See [Jagadeesan et al. 2020] for examples.

One subtlety of the definition is that we use  $\text{READ}'$  rather than  $\text{READ}$ . Thus, for RMW operations, the independent case for a read is the same as the empty case. To see why this should be, consider the relaxed variant of the CDRF example from [Lee et al. 2020], using  $\text{READ}$  rather than  $\text{READ}'$ .

$$x := 0; (r := \text{FADD}^{\text{rlx}, \text{rlx}}(x, 1); \text{if}(!r)\{\text{if}(y)\{x := 0\}\}) \parallel \\ r := \text{FADD}^{\text{rlx}, \text{rlx}}(x, 1); \text{if}(!r)\{y := 1\}$$




A write should only be visible to one FADD instruction, but here the write of 0 is visible to two. This is allowed because no order is required from  $(Rx0)$  to  $(Wy1)$  in the last thread. To see why, consider the independent transformers of the last thread and initializer:



After sequencing, the precondition of  $(Wy1)$  is a tautology:  $(0=r \vee 0=r) \Rightarrow r=0$ .

By including **r4d**,  $\text{READ}'$  constrains the independent predicate transformer of the FADD:



After sequencing, the precondition of  $(Wy1)$  is  $r=0$ , which is *not* a tautology. This forces any top-level pomset to include dependency order from  $(Rx0)$  to  $(Wy1)$ .

#### 4.7 If-Closure

In order to model sequential composition, we must allow inconsistent predicates in a single pomset, unlike PwP [Jagadeesan et al. 2020]. For example, if  $S = (x := 1)$ , then  $[\cdot]$  does *not* allow:

$$\text{if}(M)\{x := 1\}; S; \text{if}(\neg M)\{x := 1\}$$

However, if  $S = (\text{if}(\neg M)\{x := 1\}; \text{if}(M)\{x := 1\})$ , then it *does* allow the execution. Looking at the initial program:

$\text{if}(M)\{x := 1\} \qquad x := 1 \qquad \text{if}(\neg M)\{x := 1\}$   
 $\boxed{M \mid Wx1} \qquad \boxed{Wx1} \qquad \boxed{\neg M \mid Wx1}$


The difficulty is that the middle action can coalesce either with the right action, or the left, but not both. Thus, we are stuck with some non-tautological precondition. Our solution is to allow a pomset to contain many events for a single action, as long as the events have disjoint preconditions.

Definition 4.7 allows the execution, by splitting the middle command:

$\text{if}(M)\{x := 1\} \qquad x := 1 \qquad \text{if}(\neg M)\{x := 1\}$   
 $\overset{d}{\boxed{M \mid Wx1}} \qquad \overset{d}{\boxed{\neg M \mid Wx1}} \quad \overset{e}{\boxed{M \mid Wx1}} \qquad \overset{e}{\boxed{\neg M \mid Wx1}}$

Coalescing events gives the desired result.

This is not simply a theoretical question; it is observable. For example,  $\llbracket \cdot \rrbracket$  does not allow the following, since it must add order in the first thread from the read of  $y$  to one of the writes to  $x$ .



**Definition 4.7.** Let  $\llbracket \cdot \rrbracket$  be defined as in Fig. 1, changing *WRITE* and *READ*:

If  $P \in \text{WRITE}(x, M, \mu)$  then  $(\exists v : E \rightarrow \mathcal{V}) (\exists \theta : E \rightarrow \Phi)$

(w1) if  $\theta_d \wedge \theta_e$  is satisfiable then  $d = e$ ,

(w2)  $\lambda(e) = W^\mu x v_e$ ,

(w3)  $\kappa(e) \equiv \theta_e \wedge M = v_e$ ,

(w4)  $\tau^D(\psi) \equiv \theta_e \Rightarrow \psi[M/x]$ ,

(w5)  $\checkmark \equiv \theta_e \Rightarrow M = v_e$ ,

If  $P \in \text{READ}(r, x, \mu)$  then  $(\exists v : E \rightarrow \mathcal{V}) (\exists \theta : E \rightarrow \Phi)$

(r1) if  $\theta_d \wedge \theta_e$  is satisfiable then  $d = e$ ,

(r2)  $\lambda(e) = R^\mu x v_e$

(r3)  $\kappa(e) \equiv \theta_e$ ,

(r4a)  $(\forall e \in E \cap D) \tau^D(\psi) \equiv \theta_e \Rightarrow v_e = s_e \Rightarrow \psi[s_e/r]$ ,

(r4b)  $(\forall e \in E \setminus D) \tau^D(\psi) \equiv \theta_e \Rightarrow (v_e = s_e \vee x = s_e) \Rightarrow \psi[s_e/r]$ ,

(r4c)  $(\forall s) \tau^D(\psi) \equiv (\bigwedge_{e \in E} \neg \theta_e) \Rightarrow \psi[s/r]$ ,

(r5) if  $E = \emptyset$  and  $\mu \neq \text{rlx}$  then  $\checkmark \equiv \text{ff}$ .

## 5 PwT-C11: POMSETS WITH PREDICATE TRANSFORMERS FOR C11

Restrict the syntax to top-level parallel composition.

**Definition 5.1.** A PwT-C11 is a PwT (Definition 3.4) equipped with relations **m** and **po** such that

(m8) **m** :  $(E \rightarrow E)$  is a function capturing *merging*, such that

(m8a)  $\leq \subseteq (R \times R)$ , where  $R = \{e \mid \mathbf{m}(e) = e\}$  is the set of *real* (rather than *phantom*) events,

(m9) **po**  $\subseteq (S \times S)$  is a partial order capturing *program order*, where  $S = \{e \mid \forall d. \mathbf{m}(d) = e \Rightarrow d = e\}$  is the set of *simple* (rather than *compound*) events.


We write  $\bar{R}$  for the set of *phantom* events  $(E \setminus R)$ .

The semantic rules are given in Fig. 2. As usual, we write  $\exists!$  to mean “there exists exactly one”.


If  $P \in SEQ(\mathcal{P}_1, \mathcal{P}_2)$  then  $(\exists P_1 \in \mathcal{P}_1) (\exists P_2 \in \mathcal{P}_2) (\exists \bar{R}_1 \subseteq \mathcal{E}) (\exists \bar{R}_2 \subseteq \mathcal{E})$   
 (s1)  $E = (E_1 \cup E_2) \uplus \bar{R}_1 \uplus \bar{R}_2$ , (s8a) if  $e \in (E_1 \cup E_2)$  then  $\mathbf{m}(e) = e$ ,  
 (s2) (s3) (s4) (s5) (s6) as in Fig. 1, (s8b) if  $\mathbf{m}(e) = e$  then  $e \notin (E_1 \cap E_2)$ ,  
 (s2a) if  $d \in \bar{R}_1$  then  $\lambda(d) = \lambda_1(\mathbf{m}(d))$ , (s8c) if  $d \in (\bar{R}_1 \cup \bar{R}_2)$  then  $\mathbf{m}(d) \in (E_1 \cap E_2)$ ,  
 (s2b) if  $d \in \bar{R}_2$  then  $\lambda(d) = \lambda_2(\mathbf{m}(d))$ , (s8d) if  $e \in (E_1 \cap E_2)$  then  $(\exists! d_1 \in \bar{R}_1)$   
 (s3d) if  $d \in \bar{R}_1$  then  $\kappa(d) \equiv \kappa_1(\mathbf{m}(d))$ ,  $(\exists! d_2 \in \bar{R}_1) \mathbf{m}(d_1) = \mathbf{m}(d_2) = e$ ,  
 (s3e) if  $d \in \bar{R}_2$  then  $\kappa(d) \equiv \tau_1(\kappa_2(\mathbf{m}(d)))$ , (s9) if  $d \in S_1$  and  $e \in S_2$  then  $d \xrightarrow{\text{po}} e$ ,  
 where  $S_1 = \bar{R}_1 \cup (E_1 \setminus E_2)$  and  $S_2 = \bar{R}_2 \cup (E_2 \setminus E_1)$ .  
 If  $P \in IF(\phi, \mathcal{P}_1, \mathcal{P}_2)$  then  $(\exists P_1 \in \mathcal{P}_1) (\exists P_2 \in \mathcal{P}_2) (\exists \bar{R}_1 \subseteq \mathcal{E}) (\exists \bar{R}_2 \subseteq \mathcal{E})$   
 (s1) (s2a) (s2b) (s8) (s9) as for  $SEQ$ , (i3d) if  $d \in \bar{R}_1$  then  $\kappa(d) \equiv \phi \wedge \kappa_1(e)$ ,  
 (i2) (i3) (i4) (i5) (i6) as in Fig. 1, (i3e) if  $d \in \bar{R}_2$  then  $\kappa(d) \equiv \neg\phi \wedge \kappa_2(e)$ ,

Fig. 2. PwT-C11 Semantics


$\text{po}$  can have cycles when interpreted on merged events. For example:




For TC2, we have:




Idea: merging reads can only make a difference is if there is a race.







Redundant read after read elimination example from [Paviotti et al. 2020, §6.4] to work out with merge. [Sevčík and Aspinall 2008, Fig. 5]. Take  $r = s$ .




A more dramatic problem [Paviotti et al. 2020, §6.3]. Version with control dependencies is DRF.



$x := 1; r := y; \text{if}(r)\{s := x; \text{if}(s)\{z := 1\}\} \text{else} \{x := 0; s := x; \text{if}(s)\{z := 1\}\} \parallel \text{if}(z)\{y := 1\}$



With  $Q_x$ , we have:



981 If  $P \in \text{PAR}(\mathcal{P}_1, \mathcal{P}_2)$  then  $(\exists P_1 \in \mathcal{P}_1) (\exists P_2 \in \mathcal{P}_2)$   
 982 (p1)  $E = (E_1 \uplus E_2)$ , (p4)  $\tau^D(\psi) \equiv \tau_1^D(\psi)$ ,  
 983 (p2)  $\lambda = (\lambda_1 \cup \lambda_2)$ , (p5)  $\checkmark \equiv \checkmark_1 \wedge \checkmark_2$ ,  
 984 (p3a) if  $e \in E_1$  then  $\kappa(e) \equiv \kappa_1(e)$ , (p6)  $\leq \supseteq (\leq_1 \cup \leq_2)$ ,  
 985 (p3b) if  $e \in E_2$  then  $\kappa(e) \equiv \kappa_2(e)$ , (p7)  $\text{rf} \supseteq (\text{rf}_1 \cup \text{rf}_2)$ .  
 986 If  $P \in \text{SEQ}(\mathcal{P}_1, \mathcal{P}_2)$  then  $(\exists P_1 \in \mathcal{P}_1) (\exists P_2 \in \mathcal{P}_2)$   
 987 (s1) (s2) (s3) (s4) (s5) (s6) as in Fig. 1, (s7)  $\text{rf} \supseteq (\text{rf}_1 \cup \text{rf}_2)$ .  
 988 (s6a) if  $\lambda_1(d)$  delays  $\lambda_2(e)$  and  $d \leq e$ ,  
 989 If  $P \in \text{IF}(\phi, \mathcal{P}_1, \mathcal{P}_2)$  then  $(\exists P_1 \in \mathcal{P}_1) (\exists P_2 \in \mathcal{P}_2)$   
 990 (i1) (i2) (i3) (i4) (i5) (i6) as in Fig. 1, (i7)  $\text{rf} \supseteq (\text{rf}_1 \cup \text{rf}_2)$ .  
 991  
 992  
 993  
 994  
 995  
 996  
 997  
 998  
 999

Fig. 3. PwT-MCA1 Semantics

994 Suppose  $R_1$  is a relation over  $E_1$  and  $R$  is a relation over  $E \supseteq E_1$ .  
 995 We say  $R$  respects  $R_1$  if  $R \cap (E_1 \times E_1) = R_1$ .  
 996 If  $P \in \text{PAR}(\mathcal{P}_1, \mathcal{P}_2)$  then  $(\exists P_1 \in \mathcal{P}_1) (\exists P_2 \in \mathcal{P}_2)$   
 997 (p1) (p2) (p3) (p4) (p5) (p6) (p7) as in Fig. 3, (p6b) if  $d \in E_1, e \in E_2$  and  $e \xrightarrow{\text{rf}} d$  then  $e \leq d$ ,  
 998 (p6a) if  $d \in E_1, e \in E_2$  and  $d \xrightarrow{\text{rf}} e$  then  $d \leq e$ , (p7a)  $\text{rf}$  respects  $\text{rf}_1$  and  $\text{rf}_2$ .  
 999 If  $P \in \text{SEQ}(\mathcal{P}_1, \mathcal{P}_2)$  then  $(\exists P_1 \in \mathcal{P}_1) (\exists P_2 \in \mathcal{P}_2)$   
 1000 (s1) (s2) (s3) (s4) (s5) (s6) (s7) as in Fig. 3, (s6c) if  $\lambda_1(c)$  blocks  $\lambda_2(e)$  and  $d \xrightarrow{\text{rf}} e$  then  
 1001 (s6a) if  $\lambda_1(d)$  delays'  $\lambda_2(e)$  and  $d \leq e$ ,  $c \leq d$ ,  
 1002 (s6b) if  $\lambda_1(d)$  blocks  $\lambda_2(e)$  then  $d \leq e$  or  $e \leq d$ , (s7a)  $\text{rf}$  respects  $\text{rf}_1$  and  $\text{rf}_2$ .  
 1003 If  $P \in \text{IF}(\phi, \mathcal{P}_1, \mathcal{P}_2)$  then  $(\exists P_1 \in \mathcal{P}_1) (\exists P_2 \in \mathcal{P}_2)$   
 1004 (i1) (i2) (i3) (i4) (i5) (i6) (i7) as in Fig. 3, (i7a)  $\text{rf}$  respects  $\text{rf}_1$  and  $\text{rf}_2$ .  
 1005  
 1006  
 1007  
 1008  
 1009  
 1010  
 1011  
 1012  
 1013  
 1014  
 1015  
 1016  
 1017  
 1018  
 1019  
 1020  
 1021  
 1022  
 1023  
 1024  
 1025  
 1026  
 1027  
 1028  
 1029

Fig. 4. PwT-MCA2 Semantics

if( $r$ ){ $s := x$ ; if( $s$ ){ $z := 1$ }} else { $x := 0$ ;  $s := x$ ; if( $s$ ){ $z := 1$ }}  

$$\boxed{r \neq 0 \wedge Q_x \mid R_x 1} \rightarrow \boxed{W_z 1}$$
  
 $r := y$ ; if( $r$ ){ $s := x$ ; if( $s$ ){ $z := 1$ }} else { $x := 0$ ;  $s := x$ ; if( $s$ ){ $z := 1$ }}  

$$\boxed{R_y 1} \quad \boxed{1 = r \Rightarrow (r \neq 0 \wedge Q_x) \mid R_x 1} \rightarrow \boxed{W_z 1}$$

## 6 PwT-MCA: POMSETS WITH PREDICATE TRANSFORMERS FOR MCA

We define two models for MCA architectures: PwT-MCA<sub>1</sub> and PwT-MCA<sub>2</sub>. We drop the subscript when referring to both models.

### 6.1 First Semantics

*Definition 6.1.* A PwT-MCA<sub>1</sub> is a PwT (Definition 3.4) equipped with a relation  $\text{rf}$  such that

- (m7)  $\text{rf} \subseteq E \times E$  is an injective relation capturing *reads-from*, such that
- (m7a) if  $d \xrightarrow{\text{rf}} e$  then  $\lambda(d)$  matches  $\lambda(e)$ ,
  - (m7b) if  $d \xrightarrow{\text{rf}} e$  and  $\lambda(c)$  blocks  $\lambda(e)$  then either  $c \leq d$  or  $e \leq c$ ,
  - (m7c) if  $d \xrightarrow{\text{rf}} e$  then  $d \leq e$ .

A PwT-MCA is *complete* if it is a complete PwT (Definition 3.4) and

- (c7) if  $\lambda(e)$  is a *read* then there is some  $d \xrightarrow{\text{rf}} e$ .

The semantic rules are given in Fig. 3. Let  $\llbracket S_1 \parallel S_2 \rrbracket = \text{PAR}(\llbracket S_1 \rrbracket, \llbracket S_2 \rrbracket)$ .

From the data model, we require an additional binary relation  $\text{delays} \subseteq (\mathcal{A} \times \mathcal{A})$ . For the actions in this paper, we define this as follows.

Let  $\bowtie_{\text{co}}$  capture write-write, read-write coherence:  $\bowtie_{\text{co}} = \{(Wx, Wx), (Rx, Wx), (Wx, Rx)\}$ .

Let  $\bowtie_{\text{sync}}$  capture conflict due to synchronization:  $\bowtie_{\text{sync}} = \{(a, W^{\exists \text{rel}}), (a, F^{\exists \text{rel}}), (R, F^{\exists \text{acq}}), (R^{\exists \text{acq}}, a), (F^{\exists \text{acq}}, a), (F^{\exists \text{rel}}, W), (W^{\exists \text{rel}}, Wx)\}$ .

Let  $\bowtie_{\text{sc}}$  capture conflict due to sc access:  $\bowtie_{\text{sc}} = \{(W^{\text{sc}}, W^{\text{sc}}), (R^{\text{sc}}, W^{\text{sc}}), (W^{\text{sc}}, R^{\text{sc}}), (R^{\text{sc}}, R^{\text{sc}})\}$ .

We say  $a \text{ delays } b$  if  $a \bowtie_{\text{co}} b$  or  $a \bowtie_{\text{sync}} b$  or  $a \bowtie_{\text{sc}} b$ .

## 6.2 Second Semantics

In the second semantics, we weaken the relationship between  $\text{rf}$  and  $\leq$  in m7c. Rather than ensuring that there is no *global* blocker for a sequentially fulfilled read (m7c), we require only that there is no *thread-local* blocker (s6c). This change both allows and requires us to weaken the definition of  $\text{delays}$  to drop write-to-read order from  $\bowtie_{\text{co}}$ .

With the weakening of s6c, we must be careful not to allow spurious pairs to be added to the  $\text{rf}$  relation. The use of *respects* in i7a does this, ensuring that new  $\text{rf}$  is not introduced between events in  $E_1 \cap E_2$  when coalescing. This is necessary to ensure that  $\llbracket \text{if}(b)\{r := x \parallel x := 1\} \text{ else } \{r := x; x := 1\} \rrbracket$  does not include  $(Rx1) \xrightarrow{\text{rf}} (Wx1)$ , taking  $\text{rf}$  from the left and  $\leq$  from the right.

**Definition 6.2.** A PwT-MCA<sub>2</sub> is a PwT (Definition 3.4) equipped with a relation  $\text{rf}$  such that

(m7)  $\text{rf} \subseteq E \times E$  is an injective relation capturing *reads-from*, such that

(m7a) (m7b) as in Definition 6.1,

(m7c) if  $d \xrightarrow{\text{rf}} e$  then either  $d \leq e$  or  $e \leq d$ .

Derive  $\text{delays}'$  from  $\text{delays}$  by replacing  $\bowtie_{\text{co}}$  with  $\bowtie_{\text{lws}} = \{(Wx, Wx), (Rx, Wx)\}$ . The acronym lws is adopted from Arm8. It stands for *Local Write Successor*.

The semantic rules are given in Fig. 4.

## 7 FUTURE WORK

This paper is the first to present a direct denotational semantics for sequential composition in a relaxed memory model which can be efficiently compiled to modern CPUs. There is, as usual, more research to be done.

We have not treated loops in this model, though we expect that the usual approach of showing continuity for all the semantic operations with respect to set inclusion would go through. Paviotti et al. [2020] use step-indexing to account for loops; a similar approach could be applied here.

In §B.2 we presented a compilation strategy to Arm8 for a simplified model, but which introduces fences to acquiring reads. These fences are not required in §B.3, but at the cost of model complexity. It would be illuminating to find out what the performance penalty is for these fences.

The promising semantics (ps) validates read introduction whereas PwT does not. As a result ps admits behaviors that break reasoning about temporal safety properties (see §A.7). Nonetheless, read introduction is ubiquitous in some compilers. It would be interesting to know if there is a performance penalty for banning read introduction.

An earlier version of this paper has been mechanized in Agda; it would be reassuring to update the mechanization to bring it in line with the current state.

We don't handle access elimination.

## REFERENCES

- Jade Alglave, Will Deacon, Richard Grisenthwaite, Antoine Hacquard, and Luc Maranget. 2021. Armed Cats: Formal Concurrency Modelling at Arm. *TOPLAS* (2021). To Appear.
- Jade Alglave, Luc Maranget, and Michael Tautschnig. 2014. Herding Cats: Modelling, Simulation, Testing, and Data Mining for Weak Memory. *ACM Trans. Program. Lang. Syst.* 36, 2, Article 7 (July 2014), 74 pages. <https://doi.org/10.1145/2627752>



- Mark Batty. 2015. *The C11 and C++11 concurrency model*. Ph.D. Dissertation. University of Cambridge, UK.
- Mark Batty, Scott Owens, Susmit Sarkar, Peter Sewell, and Tjark Weber. 2011. Mathematizing C++ Concurrency. In *Proceedings of the 38th Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages* (Austin, Texas, USA) (POPL '11). ACM, New York, NY, USA, 55–66. <https://doi.org/10.1145/1926385.1926394>
- Hans-J. Boehm and Brian Demsky. 2014. Outlawing Ghosts: Avoiding Out-of-thin-air Results. In *Proceedings of the Workshop on Memory Systems Performance and Correctness* (Edinburgh, United Kingdom) (MSPC '14). ACM, New York, NY, USA, Article 7, 6 pages. <https://doi.org/10.1145/2618128.2618134>
- Stephen D. Brookes. 1996. Full Abstraction for a Shared-Variable Parallel Language. *Inf. Comput.* 127, 2 (1996), 145–163. <https://doi.org/10.1006/inco.1996.0056>
- Soham Chakraborty and Viktor Vafeiadis. 2019a. Grounding thin-air reads with event structures. *PACMPL* 3, POPL (2019), 70:1–70:28. <https://doi.org/10.1145/3290383>
- Soham Chakraborty and Viktor Vafeiadis. 2019b. Grounding thin-air reads with event structures: Technical Appendix. (2019). <http://plv.mpi-sws.org/weakest/appendix.pdf>
- Minki Cho, Sung-Hwan Lee, Chung-Kil Hur, and Ori Lahav. 2021. Modular Data-Race-Freedom Guarantees in the Promising Semantics. *Proc. ACM Program. Lang.* 2, PLDI. To Appear.
- Russ Cox. 2016. Go's Memory Model. <http://nil.csail.mit.edu/6.824/2016/notes/gomem.pdf>.
- Edsger W. Dijkstra. 1975. Guarded Commands, Nondeterminacy and Formal Derivation of Programs. *Commun. ACM* 18, 8 (1975), 453–457. <https://doi.org/10.1145/360933.360975>
- Stephen Dolan, KC Sivaramakrishnan, and Anil Madhavapeddy. 2018. Bounding Data Races in Space and Time. In *Proceedings of the 39th ACM SIGPLAN Conference on Programming Language Design and Implementation* (Philadelphia, PA, USA) (PLDI 2018). ACM, New York, NY, USA, 242–255. <https://doi.org/10.1145/3192366.3192421>
- Brijesh Dongol, Radha Jagadeesan, and James Riely. 2019. Modular transactions: bounding mixed races in space and time. In *Proceedings of the 24th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP 2019, Washington, DC, USA, February 16-20, 2019*, Jeffrey K. Hollingsworth and Idit Keidar (Eds.). ACM, 82–93. <https://doi.org/10.1145/3293883.3295708>
- William Ferreira, Matthew Hennessy, and Alan Jeffrey. 1996. A Theory of Weak Bisimulation for Core CML. In *Proceedings of the 1996 ACM SIGPLAN International Conference on Functional Programming, ICFP 1996, Philadelphia, Pennsylvania, USA, May 24-26, 1996*, Robert Harper and Richard L. Wexelblat (Eds.). ACM, 201–212. <https://doi.org/10.1145/232627.232649>
- C.A.R. Hoare. 1969. An Axiomatic Basis for Computer Programming. *Commun. ACM* 12, 10 (Oct. 1969), 576–580. <https://doi.org/10.1145/363235.363259>
- Radha Jagadeesan, Alan Jeffrey, and James Riely. 2020. Pomsets with preconditions: a simple model of relaxed memory. *Proc. ACM Program. Lang.* 4, OOPSLA (2020), 194:1–194:30. <https://doi.org/10.1145/3428262>
- Radha Jagadeesan, Corin Pitcher, and James Riely. 2010. Generative Operational Semantics for Relaxed Memory Models. In *Programming Languages and Systems, 19th European Symposium on Programming, ESOP 2010, Paphos, Cyprus, March 20-28, 2010. Proceedings (Lecture Notes in Computer Science, Vol. 6012)*, Andrew D. Gordon (Ed.). Springer, 307–326. [https://doi.org/10.1007/978-3-642-11957-6\\_17](https://doi.org/10.1007/978-3-642-11957-6_17)
- Alan Jeffrey and James Riely. 2016. On Thin Air Reads Towards an Event Structures Model of Relaxed Memory. In *Proceedings of the 31st Annual ACM/IEEE Symposium on Logic in Computer Science, LICS '16, New York, NY, USA, July 5-8, 2016*, M. Grohe, E. Koskinen, and N. Shankar (Eds.). ACM, 759–767. <https://doi.org/10.1145/2933575.2934536>
- Jeehoon Kang, Chung-Kil Hur, Ori Lahav, Viktor Vafeiadis, and Derek Dreyer. 2017. A promising semantics for relaxed-memory concurrency. In *Proceedings of the 44th ACM SIGPLAN Symposium on Principles of Programming Languages, POPL 2017, Paris, France, January 18-20, 2017*, Giuseppe Castagna and Andrew D. Gordon (Eds.). ACM, 175–189. <http://dl.acm.org/citation.cfm?id=3009850>
- Ryan Kavanagh and Stephen Brookes. 2018. A denotational account of C11-style memory. *CoRR abs/1804.04214* (2018). arXiv:1804.04214 <http://arxiv.org/abs/1804.04214>
- Ori Lahav, Viktor Vafeiadis, Jeehoon Kang, Chung-Kil Hur, and Derek Dreyer. 2017. Repairing sequential consistency in C/C++11. In *Proceedings of the 38th ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI 2017, Barcelona, Spain, June 18-23, 2017*, Albert Cohen and Martin T. Vechev (Eds.). ACM, 618–632. <https://doi.org/10.1145/3062341.3062352>
- Leslie Lamport. 1979. How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs. *IEEE Trans. Comput.* 28, 9 (Sept. 1979), 690–691. <https://doi.org/10.1109/TC.1979.1675439>
- Sung-Hwan Lee, Minki Cho, Anton Podkopaev, Soham Chakraborty, Chung-Kil Hur, Ori Lahav, and Viktor Vafeiadis. 2020. Promising 2.0: global optimizations in relaxed memory concurrency. In *Proceedings of the 41st ACM SIGPLAN International Conference on Programming Language Design and Implementation, PLDI 2020, London, UK, June 15-20, 2020*, Alastair F. Donaldson and Emina Torlak (Eds.). ACM, 362–376. <https://doi.org/10.1145/3385412.3386010>
- Lun Liu, Todd Millstein, and Madanlal Musuvathi. 2019. Accelerating Sequential Consistency for Java with Speculative Compilation. In *Proceedings of the 40th ACM SIGPLAN Conference on Programming Language Design and Implementation*

- (Phoenix, AZ, USA) (*PLDI 2019*). ACM, New York, NY, USA, 16–30. <https://doi.org/10.1145/3314221.3314611>
- Andreas Lochbihler. 2013. Making the Java memory model safe. *ACM Trans. Program. Lang. Syst.* 35, 4 (2013), 12:1–12:65. <https://doi.org/10.1145/2518191>
- Jeremy Manson, William Pugh, and Sarita V. Adve. 2005. The Java Memory Model. *SIGPLAN Not.* 40, 1 (Jan. 2005), 378–391. <https://doi.org/10.1145/1047659.1040336>
- Daniel Marino, Todd D. Millstein, Madanlal Musuvathi, Satish Narayanasamy, and Abhayendra Singh. 2015. The Silently Shifting Semicolon. In *1st Summit on Advances in Programming Languages, SNAPL 2015, May 3–6, 2015, Asilomar, California, USA (LIPIcs, Vol. 32)*, Thomas Ball, Rastislav Bodik, Shriram Krishnamurthi, Benjamin S. Lerner, and Greg Morrisett (Eds.). Schloss Dagstuhl - Leibniz-Zentrum für Informatik, 177–189. <https://doi.org/10.4230/LIPIcs.SNAPL.2015.177>
- Peter O’Hearn. 2007. Resources, Concurrency, and Local Reasoning. *Theor. Comput. Sci.* 375, 1–3 (April 2007), 271–307. <https://doi.org/10.1016/j.tcs.2006.12.035>
- Marco Paviotti, Simon Cooksey, Anouk Paradis, Daniel Wright, Scott Owens, and Mark Batty. 2020. Modular Relaxed Dependencies in Weak Memory Concurrency. In *Programming Languages and Systems - 29th European Symposium on Programming, ESOP 2020, Dublin, Ireland, April 25–30, 2020, Proceedings (Lecture Notes in Computer Science, Vol. 12075)*, Peter Müller (Ed.). Springer, 599–625. [https://doi.org/10.1007/978-3-030-44914-8\\_22](https://doi.org/10.1007/978-3-030-44914-8_22)
- Jean Pichon-Pharabod and Peter Sewell. 2016. A Concurrency Semantics for Relaxed Atomics That Permits Optimisation and Avoids Thin-air Executions. In *Proceedings of the 43rd Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages (St. Petersburg, FL, USA) (POPL ’16)*. ACM, New York, NY, USA, 622–633. <https://doi.org/10.1145/2837614.2837616>
- Anton Podkopaev, Ori Lahav, and Viktor Vafeiadis. 2019. Bridging the gap between programming languages and hardware weak memory models. *Proc. ACM Program. Lang.* 3, POPL (2019), 69:1–69:31. <https://doi.org/10.1145/3290382>
- William Pugh. 2004. Causality Test Cases. <https://perma.cc/PJT9-XS8Z>
- Jaroslav Sevcík. 2008. *Program Transformations in Weak Memory Models*. PhD thesis. Laboratory for Foundations of Computer Science, University of Edinburgh.
- Jaroslav Sevcík and David Aspinall. 2008. On Validity of Program Transformations in the Java Memory Model. In *ECOOP 2008 - Object-Oriented Programming, 22nd European Conference, Paphos, Cyprus, July 7–11, 2008, Proceedings (Lecture Notes in Computer Science, Vol. 5142)*, Jan Vitek (Ed.). Springer, 27–51. [https://doi.org/10.1007/978-3-540-70592-5\\_3](https://doi.org/10.1007/978-3-540-70592-5_3)
- Joel Spolsky. 2002. The Law of Leaky Abstractions. <https://www.joelonsoftware.com/2002/11/11/the-law-of-leaky-abstractions/>.
- Conrad Watt, Christopher Pulte, Anton Podkopaev, Guillaume Barbier, Stephen Dolan, Shaked Flur, Jean Pichon-Pharabod, and Shu-yu Guo. 2020. Repairing and mechanising the JavaScript relaxed memory model. In *Proceedings of the 41st ACM SIGPLAN International Conference on Programming Language Design and Implementation, PLDI 2020, London, UK, June 15–20, 2020*, Alastair F. Donaldson and Emrina Torlak (Eds.). ACM, 346–361. <https://doi.org/10.1145/3385412.3385973>
- Conrad Watt, Andreas Rossberg, and Jean Pichon-Pharabod. 2019. Weakening WebAssembly. *Proc. ACM Program. Lang.* 3, OOPSLA (2019), 133:1–133:28. <https://doi.org/10.1145/3360559>

## A DISCUSSION

### A.1 Associativity and Skolemization

The predicate transformers we have chosen for **r4a** and **r4b** are different from the ones used traditionally, which are written using substitution [Jagadeesan et al. 2020]. Attempting to write **r4a** in this style we would have:

(**r4a'**) if  $(E \cap D) \neq \emptyset$  then  $\tau^D(\psi) \equiv \psi[v/r]$ ,

Recall that **r4c** says that  $\psi$  must be independent of  $r$  in order to appear in a top-level pomset: if  $E = \emptyset$  then  $\tau^D(\psi) \equiv \psi$ . This choice for **r4c** is forced by Definition 3.3, which states that the predicate transformer for a small subset of  $E$  must imply the transformer for a larger subset.

Sadly, this definition fails associativity.

Consider the following, eliding transformers for the writes (“!” represents logical negation):

$$\begin{array}{cccc}
 r := y & x := !r & x := !!r & x := 0 \\
 \boxed{(y=r \vee 1=r) \Rightarrow \psi} & \boxed{Ry1} \rightarrow \boxed{1=r \Rightarrow \psi} & \boxed{r=0 \mid Wx1} & \boxed{r \neq 0 \mid Wx1} & \boxed{Wx0}
 \end{array}$$

Coalescing the writes and associating to the right, we have the following, since  $(r=0 \vee r \neq 0) \equiv \text{tt}$ :

$$\begin{array}{ccc} r := y & x := !r; x := !!r; x := 0 & r := y; (x := !r; x := !!r; x := 0) \\ \boxed{\text{Ry1}} & \boxed{\text{Wx1}} \rightarrow \boxed{\text{Wx0}} & \boxed{\text{Ry1}} \quad \boxed{\text{Wx1}} \rightarrow \boxed{\text{Wx0}} \end{array}$$

The precondition of (Wx1) is a tautology. Associating to the left and the coalescing, instead:

$$\begin{array}{ccc} r := y; x := !r & x := !!r; x := 0 & (r := y; x := !r); (x := !!r; x := 0) \\ \boxed{\text{Ry1}} \quad \boxed{(y=r \vee 1=r) \Rightarrow r=0 \mid \text{Wx1}} & \boxed{r \neq 0 \mid \text{Wx1}} \rightarrow \boxed{\text{Wx0}} & \boxed{\text{Ry1}} \quad \boxed{\phi \mid \text{Wx1}} \rightarrow \boxed{\text{Wx0}} \end{array}$$

where  $\phi = ((y=r \vee 1=r) \Rightarrow r=0) \vee (r \neq 0)$ . The precondition  $\phi$  is not a tautology. In a top-level pomset, this forces dependency order from (Ry1) to (Wx1).

Our solution is to Skolemize, replacing uses of  $\psi[v/r]$  by  $(r=v) \Rightarrow \psi$ , for uniquely chosen  $r$ . The proof of associativity requires that predicate transformers distribute through disjunction (Definition 3.2). The attempt to define predicate transformers using substitution fails for **r4c** because the predicate transformer  $\tau(\psi) = (\forall r)\psi$  does not distribute through disjunction:  $\tau(\psi_1 \vee \psi_2) = (\forall r)(\psi_1 \vee \psi_2) \neq ((\forall r)(\psi_1)) \vee ((\forall r)(\psi_2)) = \tau(\psi_1) \vee \tau(\psi_2)$ . Since  $\tau(\psi) = (\forall r)\psi$  does not distribute through disjunction, we use  $\tau(\psi) = \psi$  instead (which trivially distributes through disjunction). This change means we cannot use substitution, since  $\psi$  does not imply  $\psi[v/r]$ . Fortunately, Skolemizing solves this problem, since  $\psi$  implies  $(r=v) \Rightarrow \psi$ .

## A.2 Comparison with Weakest Preconditions

We compare traditional transformers to the dependent-case transformers of Fig. 1.

Because of augment closure, we are not interested in isolating the *weakest* precondition. Thus we think of transformers as Hoare triples. In addition, all programs in our language are strongly normalizing, so we need not distinguish strong and weak correctness. In this setting, the Hoare triple  $\{\phi\} S \{\psi\}$  holds exactly when  $\phi \Rightarrow wp_S(\psi)$ .

Hoare triples do not distinguish thread-local variables from shared variables. Thus, the assignment rule applies to all types of storage. The rules can be written as on the left below:

$$\begin{array}{ll} wp_{x:=M}(\psi) = \psi[M/x] & \tau_{x:=M}(\psi) = \psi[M/x] \\ wp_{r:=M}(\psi) = \psi[M/r] & \tau_{r:=M}(\psi) = \psi[M/r] \\ wp_{r:=x}(\psi) = x=r \Rightarrow \psi & \tau_{r:=x}(\psi) = v=r \Rightarrow \psi \quad \text{where } \lambda(e) = \text{Rxv} \end{array}$$

Here we have chosen an alternative formulation for the read rule, which is equivalent to the more traditional  $\psi[x/r]$ , as long as registers are assigned at most once in a program. Our predicate transformers for the dependent case are shown on the right above. Only the read rule differs from the traditional one.

For programs where every register is bound and every read is fulfilled, our dependent transformers are the same as the traditional ones. Thus, when comparing to weakest preconditions, let us only consider totally-ordered executions of our semantics where every read could be fulfilled by prepending some writes. For example, we ignore pomsets of  $x := 2; r := x$  that read 1 for  $x$ .

For example, let  $S_i$  be defined:

$$S_1 = s := x; x := s+r \quad S_2 = x := t; S_1 \quad S_3 = t := 2; r := 5; S_2$$

The following pomset appears in the semantics of  $S_2$ . A pomset for  $S_3$  can be derived by substituting  $[2/t, 5/r]$ . A pomset for  $S_1$  can be derived by eliminating the initial write.

$$\begin{array}{c} x := t; s := x; x := s+r \\ \boxed{t=2 \mid \text{Wx2}} \rightarrow \boxed{\text{Rx2}} \rightarrow \boxed{2=s \Rightarrow (s+r)=7 \mid \text{Wx7}} \rightarrow \dots \rightarrow \boxed{2=s \Rightarrow \psi[s+r/x]} \end{array}$$

The predicate transformers are:

$$\begin{aligned} wp_{S_1}(\psi) &= x=s \Rightarrow \psi[s+r/x] & \tau_{S_1}(\psi) &= 2=s \Rightarrow \psi[s+r/x] \\ wp_{S_2}(\psi) &= t=s \Rightarrow \psi[s+r/x] & \tau_{S_2}(\psi) &= 2=s \Rightarrow \psi[s+r/x] \\ wp_{S_3}(\psi) &= 2=s \Rightarrow \psi[s+5/x] & \tau_{S_3}(\psi) &= 2=s \Rightarrow \psi[s+5/x] \end{aligned}$$

### A.3 Substitutions

In *READ*, it is also possible to collapse  $x$  and  $r$  via substitution:

- (R4a') if  $(E \cap D) \neq \emptyset$  then  $\tau^D(\psi) \equiv v=r \Rightarrow \psi[r/x]$ ,
- (R4b') if  $E \neq \emptyset$  and  $(E \cap D) = \emptyset$  then  $\tau^D(\psi) \equiv (v=r \vee x=r) \Rightarrow \psi[r/x]$ ,
- (R4c') if  $E = \emptyset$  then  $\tau^D(\psi) \equiv \psi[r/x]$ ,

Perhaps surprisingly, this semantics is incomparable with that of Fig. 1. Consider the following:

$\text{if}(r \wedge s \text{ even})\{y := 1\}; \text{if}(r \wedge s)\{z := 1\}$

$(r \wedge s \text{ even} \mid \text{Wy1}) \quad (r \wedge s \mid \text{Wz1})$

Prepending  $(s := x)$ , we get the same result regardless of whether we substitute  $[s/x]$ , since  $x$  does not occur in either precondition. Here we show the independent case:

$s := x; \text{if}(r \wedge s \text{ even})\{y := 1\}; \text{if}(r \wedge s)\{z := 1\}$

$(\text{Rx2}) \quad (2=s \vee x=s \Rightarrow (r \wedge s \text{ even}) \mid \text{Wy1}) \quad (2=s \vee x=s \Rightarrow (r \wedge s) \mid \text{Wz1})$

Since the preconditions mention  $x$ , prepending  $(r := x)$ , we now get different results depending on whether we perform the substitution. Without any substitution, we have:

$r := x; s := x; \text{if}(r \wedge s \text{ even})\{y := 1\}; \text{if}(r \wedge s)\{z := 1\}$

$(\text{Rx1}) \quad (\text{Rx2}) \quad (1=r \Rightarrow (2=s \vee x=s) \Rightarrow (r \wedge s \text{ even}) \mid \text{Wy1}) \quad (1=r \Rightarrow (2=s \vee x=s) \Rightarrow (r \wedge s) \mid \text{Wz1})$

Prepending  $(x := 0)$ , which substitutes  $[0/x]$ , the precondition of  $(\text{Wy1})$  becomes  $(1=r \Rightarrow (2=s \vee 0=s) \Rightarrow (r \wedge s \text{ even}))$ , which is a tautology, whereas the precondition of  $(\text{Wz1})$  becomes  $(1=r \Rightarrow (2=s \vee 0=s) \Rightarrow (r \wedge s))$ , which is not. In order to be top-level,  $(\text{Wz1})$  must be dependency ordered after  $(\text{Rx2})$ ; in this case the precondition becomes  $(1=r \Rightarrow 2=s \Rightarrow (r \wedge s))$ , which is a tautology.

$(\text{Wx0}) \quad (\text{Rx1}) \quad (\text{Rx2}) \quad (\text{Wy1}) \quad (\text{Wz1})$

The situation reverses with the substitution  $[r/x]$ :

$r := x; s := x; \text{if}(r \wedge s \text{ even})\{y := 1\}; \text{if}(r \wedge s)\{z := 1\}$

$(\text{Rx1}) \quad (\text{Rx2}) \quad (1=r \Rightarrow (2=s \vee r=s) \Rightarrow (r \wedge s \text{ even}) \mid \text{Wy1}) \quad (1=r \Rightarrow (2=s \vee r=s) \Rightarrow (r \wedge s) \mid \text{Wz1})$

Prepending  $(x := 0)$ :

$(\text{Wx0}) \quad (\text{Rx1}) \quad (\text{Rx2}) \quad (\text{Wy1}) \quad (\text{Wz1})$

The dependency has changed from  $(\text{Rx2}) \rightarrow (\text{Wz1})$  to  $(\text{Rx2}) \rightarrow (\text{Wy1})$ . The resulting sets of pomsets are incomparable.

Thinking in terms of hardware, the difference is whether reads update the cache, thus clobbering preceding writes. With  $[r/x]$ , reads clobber the cache, whereas without the substitution, they do not. Since most caches work this way, the model with  $[r/x]$  is likely preferred for modeling hardware. However, this substitution only makes sense in a model with read-read coherence and

read-read dependencies, which we will see is not the case for Arm. By leaving out the substitution, we also ensure that downgraded reads are fulfilled by preceding writes, not reads.

#### A.4 Downset Closure

We would like the semantics to be closed with respect to *downsets*. Downsets include a subset of initial events, similar to *prefixes* for strings.

*Definition A.1.*  $P_2$  is an *downset* of  $P_1$  if

- |  |  |
|--|--|
| (1) $E_2 \subseteq E_1$ ,                                  | (5) $\checkmark_2 \models \checkmark_1$ ,  |
| (2) $(\forall e \in E_2) \lambda_2(e) = \lambda_1(e)$ ,    | (6a) $(\forall d \in E_2) (\forall e \in E_2) d \preceq_2 e \text{ iff } d \preceq_1 e$ ,          |
| (3) $(\forall e \in E_2) \kappa_2(e) \equiv \kappa_1(e)$ , | (6b) $(\forall d \in E_1) (\forall e \in E_2) \text{ if } d \preceq_1 e \text{ then } d \in E_2$ , |
| (4) $(\forall e \in E_2) \tau_2^D(e) \equiv \tau_1^D(e)$ , | (7) $(\forall d \in E_2) (\forall e \in E_2) d \text{ rf}_2 e \text{ iff } d \text{ rf}_1 e$ .     |

Downset closure fails due to for two reasons. The key property is that the empty set transformer should behave the same as the independent transformer.

First, downset closure fails for Definition 4.1, because it does not enforce read-read dependencies. Consider

$$r := x; \text{ if } (!r) \{s := y\}$$

Rx0

Ry0

The semantics of this program includes the singleton pomset (Rx0), but not the singleton pomset (Ry0). To get (Rx0), we combine:

$r := x$	$\text{if } (!r) \{s := y\}$
<div style="border: 1px solid black; border-radius: 10px; padding: 2px 5px;">Rx0</div>	$\emptyset$

Attempting to get (Ry0), we instead get:

$r := x$	$\text{if } (!r) \{s := y\}$
$\emptyset$	<div style="border: 1px solid black; border-radius: 10px; padding: 2px 5px;"><math>r=0 \mid Ry0</math></div>

Since  $r$  appears only once in the program, this pomset cannot contribute to a top-level pomset.

Second, the semantics is not downset closed because the independency reasoning of r4b is only applicable for pomsets where the ignored read is present! Revisiting JMM causality test case 1 from the end of §3.7:

$x := 0$	$r := x$	$\text{if } (r \geq 0) \{y := 1\}; z := r$
<div style="border: 1px solid black; border-radius: 10px; padding: 2px 5px;">Wx0</div>	<div style="border: 1px solid black; border-radius: 10px; padding: 2px 5px;">Rx1</div>	<div style="border: 1px solid black; border-radius: 10px; padding: 2px 5px;"><math>r \geq 0 \mid Wy1</math></div> <div style="border: 1px solid black; border-radius: 10px; padding: 2px 5px;"><math>r=1 \mid Wz1</math></div>
<div style="border: 1px solid black; border-radius: 10px; padding: 2px 5px;"><math>\psi[0/x]</math></div>	<div style="border: 1px solid black; border-radius: 10px; padding: 2px 5px;"><math>(1=r \vee x=r) \Rightarrow \psi</math></div>	

$x := 0; r := x; \text{ if } (r \geq 0) \{y := 1\}; z := r$		
<div style="border: 1px solid black; border-radius: 10px; padding: 2px 5px;">Wx0</div>	<div style="border: 1px solid black; border-radius: 10px; padding: 2px 5px;">Rx1</div>	<div style="border: 1px solid black; border-radius: 10px; padding: 2px 5px;"><math>(1=r \vee 0=r) \Rightarrow r \geq 0 \mid Wy1</math></div>
		<div style="border: 1px solid black; border-radius: 10px; padding: 2px 5px;"><math>1=r \Rightarrow r=1 \mid Wz1</math></div>

The precondition of (Wy1) is a tautology.

Taking the empty set for the read, however, the precondition of (Wy1) is not a tautology:

$x := 0; r := x; \text{ if } (r \geq 0) \{y := 1\}; z := r$		
<div style="border: 1px solid black; border-radius: 10px; padding: 2px 5px;">Wx0</div>	<div style="border: 1px solid black; border-radius: 10px; padding: 2px 5px;"><math>r \geq 0 \mid Wy1</math></div>	<div style="border: 1px solid black; border-radius: 10px; padding: 2px 5px;"><math>r=1 \mid Wz1</math></div>

One way to deal with the second issue would be to allow general access elimination to merge  $(Wx0)$  and  $(Rx0)$ :

$$x := 0; r := x; \text{if}(r \geq 0) \{y := 1\}; z := r$$

$$\boxed{Wx0} \quad \boxed{(0=r \vee 0=r) \Rightarrow r \geq 0 \mid Wy1} \quad \boxed{r=1 \mid Wz1}$$

We leave the elaboration of this idea to future work.

## A.5 Combining Address Calculation and If-Closure

Definition 4.4 is naive with respect to merging events. Consider the following example:

$$\begin{array}{ccc} [r] := 0; [0] := !r & & [r] := 0; [0] := !r \\ \begin{array}{c} c \\ \boxed{r=1 \mid W[1]0} \end{array} \quad \begin{array}{c} d \\ \boxed{r=1 \mid W[0]0} \end{array} & & \begin{array}{c} d \\ \boxed{r=0 \mid W[0]0} \end{array} \xrightarrow{e} \begin{array}{c} e \\ \boxed{r=0 \mid W[0]1} \end{array} \end{array}$$

Merging, we have:

$$\begin{array}{c} \text{if}(M) \{ [r] := 0; [0] := !r \} \text{ else } \{ [r] := 0; [0] := !r \} \\ \begin{array}{c} c \\ \boxed{r=1 \mid W[1]0} \end{array} \quad \begin{array}{c} d \\ \boxed{r=0 \vee r=1 \mid W[0]0} \end{array} \xrightarrow{e} \begin{array}{c} e \\ \boxed{r=0 \mid W[0]1} \end{array} \end{array}$$

The precondition of  $W[0]0$  is a tautology; however, this is not possible for  $([r] := 0; [0] := !r)$  alone, using Definition 4.4.

Definition A.2, enables this execution using if-closure. Under this semantics, we have:

$$\begin{array}{ccc} [r] := 0 & & [0] := !r \\ \begin{array}{c} c \\ \boxed{r=1 \mid W[1]0} \end{array} \quad \begin{array}{c} d \\ \boxed{r=0 \mid W[0]0} \end{array} & & \begin{array}{c} d \\ \boxed{r=1 \mid W[0]0} \end{array} \quad \begin{array}{c} e \\ \boxed{r=0 \mid W[0]1} \end{array} \end{array}$$

Sequencing and merging:

$$\begin{array}{c} [r] := 0; [0] := !r \\ \begin{array}{c} c \\ \boxed{r=1 \mid W[1]0} \end{array} \quad \begin{array}{c} d \\ \boxed{r=0 \vee r=1 \mid W[0]0} \end{array} \xrightarrow{e} \begin{array}{c} e \\ \boxed{r=0 \mid W[0]1} \end{array} \end{array}$$

The precondition of  $(W[0]0)$  is a tautology, as required.

*Definition A.2.* Let  $\llbracket \cdot \rrbracket$  be defined as in Fig. 1, changing *WRITE* and *READ*:

If  $P \in \text{WRITE}(L, M, \mu)$  then  $(\exists \ell : E \rightarrow \mathcal{V}) (\exists v : E \rightarrow \mathcal{V}) (\exists \theta : E \rightarrow \Phi)$

(w1) if  $\theta_d \wedge \theta_e$  is satisfiable then  $d = e$ ,

(w4b)  $(\forall k)$

(w2)  $\lambda(e) = W^\mu[\ell]v_e$ ,

$\tau^D(\psi) \equiv (\bigwedge_{e \in E} \neg \theta_e) \Rightarrow (L=k) \Rightarrow \psi[M/[k]]$

(w3)  $\kappa(e) \equiv \theta_e \wedge L=\ell_e \wedge M=v_e$ ,

(w4a)  $\tau^D(\psi) \equiv \theta_e \Rightarrow (L=\ell) \Rightarrow \psi[M/[\ell]]$ ,

(w5a)  $\checkmark \equiv \theta_e \Rightarrow L=\ell_e \wedge M=v_e$ ,

(w5b)  $\checkmark \equiv \bigvee_{e \in E} \theta_e$ .

If  $P \in \text{READ}(r, L, \mu)$  then  $(\exists \ell : E \rightarrow \mathcal{V}) (\exists v : E \rightarrow \mathcal{V}) (\exists \theta : E \rightarrow \Phi)$

(r1) if  $\theta_d \wedge \theta_e$  is satisfiable then  $d = e$ ,

(r2)  $\lambda(e) = R^\mu[\ell]v_e$

(r3)  $\kappa(e) \equiv \theta_e \wedge L=\ell_e$ ,

(r4a)  $(\forall e \in E \cap D) \tau^D(\psi) \equiv \theta_e \Rightarrow (L=\ell_e \Rightarrow v_e=s_e) \Rightarrow \psi[s_e/r]$ ,

(r4b)  $(\forall e \in E \setminus D) \tau^D(\psi) \equiv \theta_e \Rightarrow ((L=\ell_e \Rightarrow v_e=s_e) \vee (L=\ell_e \Rightarrow [\ell]=s_e)) \Rightarrow \psi[s_e/r]$ ,

(r4c)  $(\forall s) \tau^D(\psi) \equiv (\bigwedge_{e \in E} \neg \theta_e) \Rightarrow \psi[s/r]$ ,

(r5) if  $E = \emptyset$  and  $\mu \neq \text{rlx}$  then  $\checkmark \equiv \text{ff}$ .


## A.6 PwT-MCA: Encoding Delay in the Logic

In order to validate Lemma 3.6(i)–(j) as equations, we could require that  $s6a$  not impose order when  $\kappa_1(d) \wedge \kappa_2(e)$  is unsatisfiable.


Thus, following on §4.3, we would also like this:

(s6b') if  $\lambda_1(d)$  delays  $\lambda_2(e)$  and  $\kappa_1(d) \wedge \kappa'_2(e)$  is  $\lambda$ -consistent then  $d \leq e$ .


However, (s6b') fails associativity. Example where  $\theta_\lambda = (r=0)$




Associating right, order is required since  $((r \neq 0 \vee s \neq 0) \wedge s = 0)$  is satisfiable (take  $r=1$  and  $s=0$ ):




$r := y; \text{if}(r \parallel s) \{x := 1\}; \text{if}(!s) \{x := 2\}$



Associating left, order is not required between the writes since  $(s \neq 0 \wedge s = 0)$  is unsatisfiable:



$r := y; \text{if}(r \parallel s) \{x := 1\}; \text{if}(!s) \{x := 2\}$




This motivates the logic-based presentation of **delay**.


Even in its logical form, **s6b'** is incompatible with the ability to strengthen preconditions using augment closure, which is allowed in [Jagadeesan et al. 2020]. Consider the following.




Augmenting the middle preconditions and then using sequential composition, we have:



Note that **s6b'** does not require any order between the two writes of the middle pomset. Merging left and right, we have:



As shown by the following single-threaded code, allowing this outcome would violate DRF-SC.



It is for this reason that we use *weakest* preconditions, rather than preconditions. Note that as a result, we fail to validate the following refinement:  $\mathcal{P}_1 \not\sqsubseteq \text{if}(\phi)\{\mathcal{P}_1\}$ .



## A.7 Comparison to “A Promising Semantics 2.1” [POPL 2017]

[Todo.]

Case analysis gives very weak results when combined with thread inlining. See [Chakraborty and Vafeiadis 2019b, §B.1]. These happen by performing transformations that: (1) introduce conditionals, (2) inline two threads on both sides of the introduced conditional, (3) choose different orders for the two threads for the two sides of the conditional.

Case analysis gives very weak results when combined with read introduction. See [Cho et al. 2021]. These happen by performing transformations that: (1) introduce reads, (2) introduce conditionals, (3) choose different values for the reads on the two sides of the conditional.

The fact that the semantics is not verifiable a posteriori is something it shares with WEAKESTMO, where the justification relation must be built inductively.

WEAKESTMO admits FADD, but PS does not. PS admits CohCYC, but WEAKESTMO does not.

## A.8 Comparison to “Pomsets with Preconditions” [OOPSLA 2020]

PwT-MCA is closely related to PwP model of [Jagadeesan et al. 2020]. The major difference is that PwT-MCA supports sequential composition. In the remainder of this section, we discuss other differences. We also point out some errors in [Jagadeesan et al. 2020], all of which have been confirmed by the authors.

*Substitution.* PwP uses substitution rather than Skolemizing. Indeed our use of Skolemization is motivated by disjunction closure for predicate transformers, which do not appear in PwP. In Fig. 1, we gave the semantics of read for nonempty pomsets as:

(R4a) if  $(E \cap D) \neq \emptyset$  then  $\tau^D(\psi) \equiv v=r \Rightarrow \psi$ ,

(R4b) if  $(E \cap D) = \emptyset$  then  $\tau^D(\psi) \equiv (v=r \vee x=r) \Rightarrow \psi$ .

In PwP, the definition is roughly as follows:

(R4a') if  $(E \cap D) \neq \emptyset$  then  $\tau^D(\psi) \equiv \psi[v/r][v/x]$ ,

(R4b') if  $(E \cap D) = \emptyset$  then  $\tau^D(\psi) \equiv \psi[v/r][v/x] \wedge \psi[x/r]$


The use of conjunction in R4b' causes disjunction closure to fail because the predicate transformer  $\tau(\psi) = \psi' \wedge \psi''$  does not distribute through disjunction, even assuming that the prime operations do:<sup>4</sup>  $\tau(\psi_1 \vee \psi_2) = (\psi'_1 \vee \psi'_2) \wedge (\psi''_1 \vee \psi''_2) \neq (\psi'_1 \wedge \psi'_1) \vee (\psi'_2 \wedge \psi'_2) = \tau(\psi_1) \vee \tau(\psi_2)$ . See also §A.1.

The substitutions collapse  $x$  and  $r$ , allowing local invariant reasoning (LIR), as required by causality test case 1, discussed at the end of §3.7. Without Skolemizing it is necessary to substitute  $[x/r]$ , since the reverse substitution  $[r/x]$  is useless when  $r$  is bound—compare with §A.3. As discussed below (Downset closure), including this substitution affects the interaction of LIR and downset closure.

Removing the substitution of  $[x/r]$  in the independent case has a technical advantage: we no longer require *extended* expressions (which include memory references), since substitutions no longer introduce memory references.

The substitution  $[x/r]$  does not work with Skolemization, even for the dependent case, since we lose the unique marker for each read. In effect, this forces all reads of a location to see the same values. Using this definition, consider the following:

$r := x; s := x; \text{if } (r < s) \{ y := 1 \}$



Although the execution seems reasonable, the precondition on the write is not a tautology.

<sup>4</sup>  $(\psi_1 \vee \psi_2)' = (\psi'_1 \vee \psi'_2)$  and  $(\psi_1 \vee \psi_2)'' = (\psi''_1 \vee \psi''_2)$ .

*Downset closure.* PwP enforces downset closure in the prefixing rule. Even without this, downset closure would be different for the two semantics, due to the use of substitution in PwP. Consider the final pomset in the last example of §A.4 under the semantics of this paper, which elides the middle read event:

$$x := 0; r := x; \text{if}(r \geq 0)\{y := 1\}$$

$$\boxed{Wx0} \quad \boxed{r \geq 0 \mid Wy1}$$

In PwP, the substitution  $[x/r]$  is performed by the middle read regardless of whether it is included in the pomset, with the subsequent substitution of  $[0/x]$  by the preceding write, we have  $[x/r][0/x]$ , which is  $[0/r][0/x]$ , resulting in:

$$\boxed{Wx0} \quad \boxed{0 \geq 0 \mid Wy1}$$

*Augmentation of Preconditions.* PwP allows augmentation of preconditions. As discussed in §A.6, this causes associativity to fail for *delay*, at least when attempting to validate Lemma 3.6(i)–(j). Thus, we use *weakest* preconditions, rather than general preconditions. As a result, we fail to validate the following refinement:  $\mathcal{P}_1 \not\sqsubseteq \text{if}(\phi)\{\mathcal{P}_1\}$ .

*Consistency.* PwP imposes *consistency*, which requires that for every pomset  $P$ ,  $\bigwedge_e \kappa(e)$  is satisfiable. Associativity requires that we allow pomsets with inconsistent preconditions. Consider a variant of the example from §4.7.

$$\begin{array}{cccc} \text{if}(M)\{x := 1\} & \text{if}(!M)\{x := 1\} & \text{if}(M)\{y := 1\} & \text{if}(!M)\{y := 1\} \\ \boxed{M \mid Wx1} & \boxed{\neg M \mid Wx1} & \boxed{M \mid Wy1} & \boxed{\neg M \mid Wy1} \end{array}$$

Associating left and right, we have:

$$\begin{array}{cc} \text{if}(M)\{x := 1\}; \text{if}(!M)\{x := 1\} & \text{if}(M)\{y := 1\}; \text{if}(!M)\{y := 1\} \\ \boxed{Wx1} & \boxed{Wy1} \end{array}$$

Associating into the middle, instead, we require:

$$\begin{array}{ccc} \text{if}(M)\{x := 1\} & \text{if}(!M)\{x := 1\}; \text{if}(M)\{y := 1\} & \text{if}(!M)\{y := 1\} \\ \boxed{M \mid Wx1} & \boxed{\neg M \mid Wx1} \quad \boxed{M \mid Wy1} & \boxed{\neg M \mid Wy1} \end{array}$$

Joining left and right, we have:

$$\begin{array}{c} \text{if}(M)\{x := 1\}; \text{if}(!M)\{x := 1\}; \text{if}(M)\{y := 1\}; \text{if}(!M)\{y := 1\} \\ \boxed{Wx1} \quad \boxed{Wy1} \end{array}$$

*Causal Strengthening.* PwP imposes *causal strengthening*, which requires for every pomset  $P$ , if  $d \leq e$  then  $\kappa(e) \models \kappa(d)$ . Associativity requires that we allow pomsets without causal strengthening. Consider the following.

$$\begin{array}{ccc} \text{if}(M)\{r := x\} & y := r & \text{if}(!M)\{s := x\} \\ \boxed{M \mid Rx1} & \boxed{r=1 \mid Wy1} & \boxed{\neg M \mid Rx1} \end{array}$$

Associating left, with causal strengthening:

$$\begin{array}{cc} \text{if}(M)\{r := x\}; y := r & \text{if}(!M)\{s := x\} \\ \boxed{M \mid Rx1} \rightarrow \boxed{M \mid Wy1} & \boxed{\neg M \mid Rx1} \end{array}$$

Finally, merging:

$$\begin{array}{c} \text{if}(M)\{r := x\}; y := r; \text{if}(!M)\{s := x\} \\ \boxed{Rx1} \rightarrow \boxed{M \mid Wy1} \end{array}$$

Instead, associating right:

$$\begin{array}{cc} \text{if}(M)\{r:=x\} & y:=r; \text{if}(!M)\{s:=x\} \\ \boxed{M \mid Rx1} & \boxed{r=1 \mid Wy1} \quad \boxed{\neg M \mid Rx1} \end{array}$$

Merging:

$$\begin{array}{c} \text{if}(M)\{r:=x\}; y:=r; \text{if}(!M)\{s:=x\} \\ \boxed{Rx1} \rightarrow \boxed{Wy1} \end{array}$$

With causal strengthening, the precondition of  $Wy1$  depends upon how we associate. This is not an issue in PwP, which always associates to the right.

One use of causal strengthening is to ensure that address dependencies do not introduce thin air reads. Associating to the right, the intermediate state of the example in §4.4 is:


$$\begin{array}{c} s := [r]; x := s \\ \boxed{r=2 \mid R[2]1} \rightarrow \boxed{(r=2 \Rightarrow 1=s) \Rightarrow s=1 \mid Wx1} \end{array}$$

In PwP, we have, instead:

$$\begin{array}{c} s := [r]; x := s \\ \boxed{r=2 \mid R[2]1} \rightarrow \boxed{r=2 \wedge [2]=1 \mid Wx1} \end{array}$$

Without causal strengthening, the precondition of  $(Wx1)$  would be simply  $[2]=1$ . The treatment in this paper, using implication rather than conjunction, is more precise.

*Internal Acquiring Reads.* The proof of compilation to Arm in PwP assumes that all internal reads can be eliminated. However, this is not the case for acquiring reads. For example, PwP disallows the following execution, where the final values of  $x$  is 2 and the final value of  $y$  is 2. This execution is allowed by Arm8 and tso.



We discussed two approaches to this problem in §B.

*Redundant Read Elimination.* Contrary to the claim, redundant read elimination fails for PwP. We discussed redundant read elimination in §4.2. Consider JMM Causality Test Case 2, which we discussed there.

$$\begin{array}{c} r:=x; s:=x; \text{if}(r=s)\{y:=1\} \parallel x:=y \\ \boxed{Rx1} \quad \boxed{Rx1} \quad \boxed{Wy1} \quad \boxed{Ry1} \quad \boxed{Wx1} \end{array}$$

Under the semantics of PwP, we have

$$\begin{array}{c} r:=x; s:=x; \text{if}(r=s)\{y:=1\} \\ \boxed{Rx1} \quad \boxed{Rx1} \quad \boxed{1=1 \wedge 1=x \wedge x=1 \wedge x=x \mid Wy1} \end{array}$$

The precondition of  $(Wy1)$  is *not* a tautology, and therefore redundant read elimination fails. (It is a tautology in  $r:=x; s:=r; \text{if}(r=s)\{y:=1\}$ .) PwP(§3.1) incorrectly stated that the precondition of  $(Wy1)$  was  $1=1 \wedge x=x$ .

*Parallel Composition.* In PwP (§2.4), parallel composition is defined allowing coalescing of events. Here we have forbidden coalescing. This difference appears to be arbitrary. In PwP, however, there is a mistake in the handling of termination actions. The predicates should be joined using  $\wedge$ , not  $\vee$ .

*Read-Modify-Write Actions.* In PwP, the atomicity axioms **m10c** erroneously applies only to overlapping writes, not overlapping reads. The difficulty can be seen in Example D.2.

In addition, PwP uses *READ* instead of *READ'* when calculating of dependency for RMWs. For a discussion, see the example at the end of §4.6.

*Data Race Freedom.* The definition of data race is wrong in PwP. It should require that that at least one action is relaxed.

Note that the definition of *L-stable* applies in the case that conflicting writes are totally ordered. This gives a result more in the spirit of [Dolan et al. 2018]. In particular, this special case of the theorem clarifies the discussion of the PAST example in PwP;

## B LOWERING PwT-MCA TO ARM

For simplicity, we restrict to top level parallel composition.

### B.1 Arm executions

*Definition B.1.* An *Arm8 execution graph*,  $G$ , is tuple  $(E, \lambda, \text{poloc}, \text{lob})$  such that

- (A1)  $E \subseteq \mathcal{E}$  is a set of events,
- (A2)  $\lambda : E \rightarrow \mathcal{A}$  defines a label for each event,
- (A3)  $\text{poloc} : E \times E$ , is a per-thread, per-location total order, capturing *per-location program order*,
- (A4)  $\text{lob} : E \times E$ , is a per-thread partial order capturing *locally-ordered-before*, such that
- (A4a)  $\text{poloc} \cup \text{lob}$  is acyclic.

The definition of  $\text{lob}$  is complex. Comparing with our definition of sequential composition, it is sufficient to note that  $\text{lob}$  includes

- (l1) read-write dependencies, required by **s3**,
- (l2) synchronization delay of  $\prec_{\text{sync}}$ , required by **s6a**,
- (l3) sc access delay of  $\triangleright_{\text{sc}}$ , required by **s6a**,
- (l4) write-write and read-to-write coherence delay of  $\triangleright_{\text{co}}$ , required by **s6a**,

and that  $\text{lob}$  does *not* include

- (l5) read-read control dependencies, required by **s3**,
- (l6) write-to-read order of **rf**, required by **m7c**,
- (l7) write-to-read coherence delay of  $\triangleright_{\text{co}}$ , required by **s6a**.

*Definition B.2.* Execution  $G$  is  $(\text{co}, \text{rf}, \text{gcb})$ -valid, under *External Global Consistency* (EGC) if

- (A5)  $\text{co} : E \times E$ , is a per-location total order on writes, capturing *coherence*,
- (A6)  $\text{rf} : E \times E$ , is a surjective and injective relation on reads, capturing *reads-from*, such that
- (A6a) if  $d \xrightarrow{\text{rf}} e$  then  $\lambda(d)$  matches  $\lambda(e)$ ,
- (A6b)  $\text{poloc} \cup \text{co} \cup \text{rf} \cup \text{fr}$  is acyclic, where  $e \xrightarrow{\text{fr}} c$  if  $e \xleftarrow{\text{rf}} d \xrightarrow{\text{co}} c$ , for some  $d$ ,
- (A7)  $\text{gcb} \supseteq (\text{co} \cup \text{rf})$  is a linear order such that
- (A7a) if  $d \xrightarrow{\text{rf}} e$  and  $\lambda(c)$  blocks  $\lambda(e)$  then either  $c \xrightarrow{\text{gcb}} d$  or  $e \xrightarrow{\text{gcb}} c$ ,
- (A7b) if  $e \xrightarrow{\text{lob}} c$  then either  $e \xrightarrow{\text{gcb}} c$  or  $(\exists d) d \xrightarrow{\text{rf}} e$  and  $d \xrightarrow{\text{poloc}} e$  but not  $d \xrightarrow{\text{lob}} c$ .


Execution  $G$  is  $(\text{co}, \text{rf}, \text{cb})$ -valid under *External Consistency* (EC) if

- (A5) and (A6), as for EGC,


- (A8)  $cb \supseteq (co \cup lob)$  is a linear order such that if  $d \xrightarrow{rf} e$  then either  
 (A8a)  $d \xrightarrow{cb} e$  and if  $\lambda(c)$  blocks  $\lambda(e)$  then either  $c \xrightarrow{cb} d$  or  $e \xrightarrow{cb} c$ , or  
 (A8b)  $d \xleftarrow{cb} e$  and  $d \xrightarrow{poloc} e$  and  $\nexists c$   $\lambda(c)$  blocks  $\lambda(e)$  and  $d \xrightarrow{poloc} c \xrightarrow{poloc} e$ .

Algave et al. [2021] show that EGC and EC are both equivalent to the standard definition of Arm8. They explain EGC and EC using the following example, which is allowed by Arm8.<sup>5</sup>

$x := 1; r := x; y := r \parallel 1 := y^{acq}; s := x$




EGC drops  $lob$ -order in the first thread using A7b, since  $(Wx1)$  is not  $lob$ -ordered before  $(Wy1)$ .



(gcb)

EC drops  $rf$ -order in the first thread using A8b.




(cb)

## B.2 Lowering PwT-MCA1 to Arm


The optimal lowering for Arm8 is unsound for PwT-MCA<sub>1</sub>. The optimal lowering maps relaxed access to ldr/str and non-relaxed access to ldar/stlr [Podkopaev et al. 2019]. In this section, we consider a suboptimal strategy, which lowers non-relaxed reads to (dmb.sy; ldar). Significantly, we retain the optimal lowering for relaxed access. In the next section we recover the optimal lowering by adopting an alternative semantics for m7c and s6a.

To see why the optimal lowering fails, consider the following attempted execution, where the final values of both  $x$  and  $y$  are 2.

$x := 2; r := x^{acq}; y := r - 1 \parallel y := 2; x^{rel} := 1$



(gcb)




(≤)

This attempted execution is allowed by Arm8, but disallowed by our semantics.


If the read of  $x$  in the execution above is changed from acquiring to relaxed, then our semantics allows the gcb execution, using the independent case for the read and satisfying the precondition of  $(Wy1)$  by prepending  $(Wx2)$ . It may be tempting, therefore, to adopt a strategy of *downgrading* acquires in certain cases. Unfortunately, it is not possible to do this locally without invalidating important idioms such as publication. For example, consider that  $(R^a x1)$  is *not* possible for the second thread in the following attempted execution, due to publication of  $(Wx2)$  via  $y$ :

$x := x + 1; y^{rel} := 1 \parallel x := 1; \text{if}(y^{acq} \ \&\& \ x^{acq})\{s := z\} \parallel z := 1; x^{rel} := 1$



<sup>5</sup>We have changed an address dependency in the first thread to a data dependency.

Instead, if the read of  $x$  is relaxed, then the publication via  $y$  fails, and  $(Rx1)$  in the second thread is possible.



Using the suboptimal lowering for acquiring reads, our semantics is sound for Arm. The proof uses the characterization of Arm using EGC.

**THEOREM B.3.** Suppose  $G_1$  is  $(co_1, rf_1, gcb_1)$ -valid for  $S$  under the suboptimal lowering that maps non-relaxed reads to  $(dmb.sy; ldar)$ . Then there is a top-level pomset  $P_2 \in \llbracket S \rrbracket$  such that  $E_2 = E_1$ ,  $\lambda_2 = \lambda_1$ ,  $rf_2 = rf_1$ , and  $\leq_2 = gcb_1$ .

**PROOF.** First, we establish some lemmas about Arm8.

**LEMMA B.4.** Suppose  $G$  is  $(co, rf, gcb)$ -valid. Then  $gcb \supseteq fr$ .

**PROOF.** Using the definition of  $fr$  from A6b, we have  $e \xrightarrow{rf} d \xrightarrow{co} c$ , and therefore  $\lambda(c)$  blocks  $\lambda(e)$ . Applying A7a, we have that either  $c \xrightarrow{gcb} d$  or  $e \xrightarrow{gcb} c$ . Since  $gcb$  includes  $co$ , we have  $d \xrightarrow{gcb} c$ , and therefore it must be that  $e \xrightarrow{gcb} c$ .  $\square$


**LEMMA B.5.** Suppose  $G$  is  $(co, rf, gcb)$ -valid and  $c \xrightarrow{poloc} e$ , where  $\lambda(c)$  blocks  $\lambda(e)$ . Then  $c \xrightarrow{gcb} e$ .

**PROOF.** By way of contradiction, assume  $e \xrightarrow{gcb} c$ . If  $c \xrightarrow{rf} e$  then by A7 we must also have  $c \xrightarrow{gcb} e$ , contradicting the assumption that  $gcb$  is a total order. Otherwise that there is some  $d \neq c$  such that  $d \xrightarrow{rf} e$ , and therefore  $d \xrightarrow{gcb} e$ . By transitivity,  $d \xrightarrow{gcb} c$ . By the definition of  $fr$ , we have  $e \xrightarrow{fr} c$ . But this contradicts A6b, since  $c \xrightarrow{poloc} e$ .  $\square$

We show that all the order required in the pomset is also required by Arm8. m7b holds since  $cb_1$  is consistent with  $co_1$  and  $fr_1$ . As noted above,  $lob$  includes the order required by s3 and s6a. We need only show that the order removed from A7b can also be removed from the pomset. In order for A7b to remove order from  $e$  to  $c$ , we must have  $d \xrightarrow{rf} e$  and  $d \xrightarrow{poloc} e$  but not  $d \xrightarrow{lob} c$ . Because of our suboptimal lowering, it must be that  $e$  is a relaxed read; otherwise the  $dmb.sy$  would require  $d \xrightarrow{lob} c$ . Thus we know that s6a does not require order from  $e$  to  $c$ . By chaining r4b and w5, any dependence on the read can be satisfied without introducing order in s3.  $\square$

### B.3 Lowering PwT-MCA2 to Arm

We can achieve optimal lowering for Arm by weakening the semantics of sequential composition slightly. In particular, we must lose m7c, which states that  $d \xrightarrow{rf} e$  implies  $d \leq e$ . Revisiting the example in the last subsection, we essentially mimic the EC characterization:



Here the  $rf$  relation contradicts order! We have both  $(Wx2) \xrightarrow{rf} (Racq x2)$  and  $(Wx2) \xrightarrow{cb} (Racq x2)$ .

We emphasize that m7c does not hold for  $\llbracket \cdot \rrbracket$ :  $d \xrightarrow{rf} e$  may not imply  $d \leq e$  when  $d$  and  $e$  come from different sides of a sequential composition. This means that  $rf$  must be verified during pomset construction, rather than post-hoc. The following lemma gives a post-hoc verification technique for  $rf$ , using program order (po).<sup>6</sup>

**LEMMA B.6.** Any  $P$  in the image of  $\llbracket \cdot \rrbracket$  is top-level iff for every  $d \xrightarrow{rf} e$  either

- external fulfillment:  $d \leq e$  and if  $\lambda(c)$  blocks  $\lambda(e)$  then either  $c \leq d$  or  $e \leq c$ , or

<sup>6</sup>It is obvious how to enhance the semantics of most operators to define  $po$ . When combining pomsets using the conditional, the obvious definition of  $po$  may result in cycles, since  $po$ -ordered events may coalesce. In this case we include a separate pomset for each way of breaking these  $po$  cycles.

- *internal fulfillment*:  $d \xrightarrow{\text{po}} e$  and  $(\nexists c) \lambda(c) \text{ blocks } \lambda(e) \text{ and } d \xrightarrow{\text{po}} c \xrightarrow{\text{po}} e$ .

THEOREM B.7. Suppose  $G_1$  is EC-valid for  $S$  via  $(\text{co}_1, \text{rf}_1, \text{cb}_1)$  and that  $\text{cb}_1 \supseteq \text{fr}_1$ . Then there is a top-level pomset  $P_2 \in \llbracket S \rrbracket$  such that  $E_2 = E_1$ ,  $\lambda_2 = \lambda_1$ ,  $\text{rf}_2 = \text{rf}_1$ , and  $\leq_2 = \text{cb}_1$ .

PROOF. We show that all the order required in the pomset is also required by Arm8. m7b holds since  $\text{cb}_1$  is consistent with  $\text{co}_1$  and  $\text{fr}_1$ . s6c follows from A8b. As noted above, lob includes the order required by s3 and s6a.  $\square$

The generality of Theorem B.7 is not limited by the assumption that  $\text{cb}_1 \supseteq \text{fr}_1$ :

LEMMA B.8. Suppose  $G$  is EC-valid via  $(\text{co}, \text{rf}, \text{cb})$ . Then there a permutation  $\text{cb}'$  of  $\text{cb}$  such that  $G$  is EC-valid via  $(\text{co}, \text{rf}, \text{cb}')$  and  $\text{cb}' \supseteq \text{fr}$ , where  $\text{fr}$  is defined in A6b.

PROOF. We show that any  $\text{cb}$  order that contradicts  $\text{fr}$  is incidental.

By definition of  $\text{fr}$ ,  $e \xleftarrow{\text{rf}} d \xrightarrow{\text{co}} c$ , for some  $d$ . Since  $\text{cb} \supseteq \text{co}$ , we know that  $d \xrightarrow{\text{co}} c$ .

If A8a applies to  $d \xrightarrow{\text{rf}} e$ , then  $e \xrightarrow{\text{cb}} c$ , since it cannot be that  $c \xrightarrow{\text{co}} d$ .

Suppose A8b applies to  $d \xrightarrow{\text{rf}} e$  and  $c$  is from a different thread. Because it is a different thread, we cannot have  $e \xrightarrow{\text{lob}} c$ , and thus the order in  $\text{cb}$  is incidental.

Suppose A8b applies to  $d \xrightarrow{\text{rf}} e$  and  $c$  is from the same thread. Since  $c \xrightarrow{\text{co}} d$ , it cannot be that  $c \xrightarrow{\text{poloc}} d$ , using A6b. It also cannot be that  $d \xrightarrow{\text{poloc}} c \xrightarrow{\text{poloc}} e$ . It must be that  $e \xrightarrow{\text{poloc}} c$ . By A4a, we cannot have  $e \xrightarrow{\text{lob}} c$ , and thus the order in  $\text{cb}$  is incidental.  $\square$

## C LOCAL DATA RACE FREEDOM AND SEQUENTIAL CONSISTENCY

We adapt Dolan et al.'s [2018] notion of *Local Data Race Freedom (LDRF)* to our setting.

The result requires that locations are properly initialized. We assume a sufficient condition: that programs have the form “ $x_1 := v_1; \dots x_n := v_n; S$ ” where every location mentioned in  $S$  is some  $x_i$ .

We make two further restrictions to simplify the exposition. To simplify the definition of *happens-before*, we ban fences and RMWs. To simplify the proof, we assume there are no local declarations of the form  $(\text{var } x; S)$ .

To state the theorem, we require several technical definitions. The reader unfamiliar with [Dolan et al. 2018] may prefer to skip to the examples in the proof sketch, referring back as needed.

*Data Race.* Data races are defined using *program order* ( $\text{po}$ ), not *pomset order* ( $\leq$ ). In ??, for example,  $(\text{Rx}0)$  has an  $x$ -race with  $(\text{Wx}1)$ , but not  $(\text{Wx}0)$ , which is  $\text{po}$ -before it.

It is obvious how to enhance the semantics of prefixing and most other operators to define  $\text{po}$ . When combining pomsets using the conditional, the obvious definition may result in cycles, since  $\text{po}$ -ordered reads may coalesce—see the discussion of ?? in §??. In this case we include a separate pomset for each way of breaking these cycles.

Because we ignore the features of §??. we can adopt the simplest definition of *synchronizes-with* ( $\text{sw}$ ): Let  $d \xrightarrow{\text{sw}} e$  exactly when  $d$  fulfills  $e$ ,  $d$  is a release,  $e$  is an acquire, and  $\neg(d \xrightarrow{\text{po}} e)$ .

Let  $\text{hb} = (\text{po} \cup \text{sw})^+$  be the *happens-before* relation. In ??, for example,  $(\text{Wx}1)$  happens-before  $(\text{Rx}0)$ , but this fails if either ra access is relaxed.

Let  $L \subseteq X$  be a set of locations. We say that  $d$  has an  $L$ -race with  $e$  (notation  $d \text{ } \text{races}_L \text{ } e$ ) when at least one is relaxed, they *conflict* (Def. ??) at some location in  $L$ , and they are unordered by  $\text{hb}$ : neither  $d \xrightarrow{\text{hb}} e$  nor  $e \xrightarrow{\text{hb}} d$ .

*Generators.* We say that  $P'$  generates  $P$  if either  $P$  augments  $P'$  or  $P$  implies  $P'$ . For example, the unordered pomset  $(\text{Rx}1) (\text{Wy}1)$  generates the ordered pomset  $(\text{Rx}1) \rightarrow (r = 1 \mid \text{Wy}1)$ .

We say that  $P$  is a *generation-minimal* in  $\mathcal{P}$  if  $P \in \mathcal{P}$  and there is no  $P \neq P' \in \mathcal{P}$  that generates  $P$ .

Let  $\text{gen}\llbracket S \rrbracket = \{P \in \llbracket S \rrbracket \mid P \text{ is top-level (Def. ??) and generation-minimal in } \llbracket S \rrbracket\}$ .



*Extensions.* We say that  $P'$   $S$ -extends  $P$  if  $P \neq P' \in \text{gen}[S]$  and  $P$  is a downset of  $P'$ .

*Similarity.* We say that  $P'$  is  $e$ -similar to  $P$  if they differ at most in (1) pomset order adjacent to  $e$  and (2) the value associated with event  $e$ , if it is a read. Formally:  $E' = E, \kappa' = \kappa, \leq'|_{E \setminus \{e\}} = \leq|_{E \setminus \{e\}}$ , if  $e$  is not a read then  $\lambda' = \lambda$ , and if  $e$  is a read then  $\lambda'|_{E \setminus \{e\}} = \lambda|_{E \setminus \{e\}}$  and  $\lambda'(e) = \lambda(e)[v'/v]$ , for some  $v', v$ .

*Stability.* We say that  $P$  is  $L$ -stable in  $S$  if (1)  $P \in \text{gen}[S]$ , (2)  $P$  is  $\text{po}$ -convex (nothing missing in program order), (3) there is no  $S$ -extension of  $P$  with a crossing  $L$ -race: that is, there is no  $d \in E$ , no  $P'$   $S$ -extending  $P$ , and no  $e \in E' \setminus E$  such that  $d \rightsquigarrow e$ . The empty pomset is  $L$ -stable.

*Sequentiality.* Let  $\leq_L = \leq_L \cup \text{po}$ , where  $\leq_L$  is the restriction of  $\leq$  to events that access locations in  $L$ . We say that  $P'$  is  $L$ -sequential after  $P$  if  $P'$  is  $\text{po}$ -convex and  $\leq_L$  is acyclic in  $E' \setminus E$ .

**THEOREM C.1.** *Let  $P$  be  $L$ -stable in  $S$ . Let  $P'$  be a  $S$ -extension of  $P$  that is  $L$ -sequential after  $P$ . Let  $P''$  be a  $S$ -extension of  $P'$  that is  $\text{po}$ -convex, such that no subset of  $E''$  satisfies these criteria. Then either (1)  $P''$  is  $L$ -sequential after  $P$  or (2) there is some  $S$ -extension  $P'''$  of  $P'$  and some  $e \in (E'' \setminus E')$  such that (a)  $P'''$  is  $e$ -similar to  $P''$ , (b)  $P'''$  is  $L$ -sequential after  $P$ , and (c)  $d \rightsquigarrow e$ , for some  $d \in (E'' \setminus E)$ .*

The theorem provides an inductive characterization of *Sequential Consistency for Local Data-Race Freedom* (SC-LDRF): Any extension of a  $L$ -stable pomset is either  $L$ -sequential, or is  $e$ -similar to a  $L$ -sequential extension that includes a race involving  $e$ .

**PROOF SKETCH.** In order to develop a technique to find  $P'''$  from  $P''$ , we analyze pomset order in generation-minimal top-level pomsets. First, we note that  $\leq_*$  (the transitive reduction  $\leq$ ) can be decomposed into three disjoint relations. Let  $\text{ppo} = (\leq_* \cap \text{po})$  denote *preserved* program order, as required by prefixing (Def. ??). The other two relations are cross-thread subsets of  $(\leq_* \setminus \text{po})$ , as required by fulfillment (Def. ??):  $\text{rfe}$  orders writes before reads, satisfying fulfillment requirement ??;  $\text{xw}$  orders read and write accesses before writes, satisfying requirement ??. (Within a thread, ?? and ?? follow from prefixing requirement ??, which is included in  $\text{ppo}$ .)

Using this decomposition, we can show the following.

**LEMMA C.2.** *Suppose  $P'' \in \text{gen}[S]$  has a read  $e$  that is maximal in  $(\text{ppo} \cup \text{rfe})$  and such that every  $\text{po}$ -following read is also  $\leq$ -following ( $e \rightsquigarrow^{\text{po}} d$  implies  $e \leq d$ , for every read  $d$ ). Further, suppose there is an  $e$ -similar  $P'''$  that satisfies the requirements of fulfillment. Then  $P''' \in \text{gen}[S]$ .*


The proof of the lemma follows an inductive construction of  $\text{gen}[S]$ , starting from a large set with little order, and pruning the set as order is added: We begin with all pomsets generated by the semantics without imposing the requirements of fulfillment (including only  $\text{ppo}$ ). We then prune reads which cannot be fulfilled, starting with those that are minimally ordered. This proof is simplified by precluding local declarations.

We can prove a similar result for  $(\text{po} \cup \text{rfe})$ -maximal read and write accesses.

Turning to the proof of the theorem, if  $P''$  is  $L$ -sequential after  $P$ , then the result follows from (1). Otherwise, there must be a  $\leq_L$  cycle in  $P''$  involving all of the actions in  $(E'' \setminus E')$ : If there were no such cycle, then  $P''$  would be  $L$ -sequential; if there were elements outside the cycle, then there would be a subset of  $E''$  that satisfies these criteria.


If there is a  $(\text{po} \cup \text{rfe})$ -maximal access, we select one of these as  $e$ . If  $e$  is a write, we reverse the outgoing order in  $\text{xw}$ ; the ability to reverse this order witnesses the race. If  $e$  is a read, we switch its fulfilling write to a “newer” one, updating  $\text{xw}$ ; the ability to switch witnesses the race.

For example, for  $P''$  on the left below, we choose the  $P'''$  on the right;  $e$  is the read of  $x$ , which races with  $(Wx1)$ .




It is important that  $e$  be  $(\text{po} \cup \text{rfe})$ -maximal, not just  $(\text{ppo} \cup \text{rfe})$ -maximal. The latter criterion would allow us to choose  $e$  to be the read of  $y$ , but then there would be no  $e$ -similar pomset: if an execution reads 0 for  $y$  then there is no read of  $x$ , due to the conditional.

If there is no  $(\text{po} \cup \text{rfe})$ -maximal access, then all cross-thread order must be from  $\text{rfe}$ . In this case, we select a  $(\text{ppo} \cup \text{rfe})$ -maximal read, switching its fulfilling write to an “older” one. As an example, consider the following: once again,  $e$  is the read of  $x$ , which races with  $(Wx1)$ .



This example requires  $(Wx0)$ . Proper initialization ensures the existence of such “older” writes.  $\square$


The premises of the theorem allow us to avoid the complications caused by “mixed races” in [Dongol et al. 2019]. In the left pomset below,  $P''$  is not an extension of  $P'$ , since  $P'$  is not a downset of  $P''$ . When considering this pomset, we must perform the decomposition on the right.



This affects the inductive order in which we move across pomsets, but does not affect the set of pomsets that are considered. This simplification is enabled by denotational reasoning.

In our language, past races are always resolved at a stable point, as in `co3`. As another example, consider the following, which is disallowed here, but allowed by Java [Dolan et al. 2018, Ex. 2]. We include an SC fence here to mimic the behavior of volatiles in the JMM.

$(x := 1; y^{ra} := 1) \parallel (x := 2; F^{sc}; \text{if}(y^{ra})\{r := x; s := x\})$




The highlighted events are  $L$ -stable. The order from  $(Rx1)$  to  $(Wx2)$  is required by fulfillment, causing the cycle. If the fence is removed, there would be no order from  $(Wx2)$  to  $(Racq_y1)$ , the

1863  
1864  
1865  
1866  
1867  
1868  
1869  
1870  
1871  
1872  
1873  
1874  
1875  
1876  
1877  
1878  
1879  
1880  
1881  
1882  
1883  
1884  
1885  
1886  
1887  
1888  
1889  
1890  
1891  
1892  
1893  
1894  
1895  
1896  
1897  
1898  
1899  
1900  
1901  
1902  
1903  
1904  
1905  
1906  
1907  
1908  
1909  
1910  
1911

The notion of “future” is also richer here. Consider [Dolan et al. 2018, Ex. 3]:

1867  $(r := 1; [r] := 42; s := [r]; x^{ra} := r) \parallel (r := x; [r] := 7)$  (FUTURE)

1868 

There is no interesting stable point here. The execution is disallowed because of a read from the causal future. If we changed  $x^{\text{ra}}$  to  $x^{\text{rx}}$ , then there would be no order from  $(R[1]7)$  to  $(W^{\text{rx}}x1)$ , and the execution would be allowed. The distinction between “causal future” and “temporal future” is not expressible in Dolan et al.’s operational semantics.

Our definition of  $L$ -sequentiality does not quite correspond to SC executions, since actions may be elided by read/write elimination (§??). However, for any properly initialized  $L$ -sequential pomset that uses elimination, there is larger  $L$ -sequential pomset that does not use elimination. This can be shown inductively—in the inductive step, writes that are introduced can be ignored by existing reads, and reads that are introduced can be fulfilled, for some value, by some preceding write.

## D ADDITIONAL EXAMPLES

1881 **D.1 Arm**

1882 The following execution is allowed by Arm.

$x := 1; y^{\text{rel}} := 1 \parallel r := y; y := 2; s := y^{\text{acq}}; t := x$

(gcb)

(cb)

## 1894 D.2 RMWs

It is not possible for two RMWs to see the same write.

1897  $x := 0; (\text{FADD}^{\text{rlx,rlx}}(x, 1) \parallel \text{FADD}^{\text{rlx,rlx}}(x, 1))$

1898

1899

1900

(RMW0)

The gray arrow is required the RMW atomicity axioms.

Lee et al. [2020] introduce ps2.0 to refine the treatment of RMWs in the promising semantics (ps). Their examples have the expected results here, with far less work. First they recall that ps requires quantification over multiple futures in order to disallow executions such as **CDRF**:

Diagram illustrating the execution of the program fragment on a dual-processor system. The diagram shows the state of variables  $x$  and  $y$  across two processors (P0 and P1) and a shared memory (M).

Initial state (Line 1906):

- Processor 0 (P0):  $R^{acq}x_0$  (Acquire lock)
- Processor 1 (P1):  $R^{acq}x_0$  (Acquire lock)
- Shared Memory (M):  $W^{rel}x_1$  (Release lock)

Execution flow (Lines 1907-1910):


- Processor 0 (P0) acquires the lock and updates  $y$  to 1 ( $W y_1$ ).
- Processor 1 (P1) attempts to acquire the lock but fails because P0 holds it.
- Processor 0 (P0) releases the lock ( $W^{rel}x_1$ ).
- Processor 1 (P1) acquires the lock and updates  $x$  to 0 ( $W x_0$ ).

The diagram uses colored arrows to represent the flow of control and data:


- Red arrows: Initial state and lock acquisition attempts.
- Green arrows: Lock acquisition success and release.
- Blue arrows: Data updates.
- Yellow arrows: Read/Write operations.

This execution is clearly impossible, due to the cycle above. In this diagram, we have not drawn order adjacent to the writes of the RMWs, since this is not necessary to produce the cycle. If **CDRF** is allowed then DRF-RA fails.

ps does not support global value range analysis, as modeled by **GA+E** below. Our semantics permits **GA+E**:




ps also does not support register promotion, as modeled by **RP** below. Our semantics permits **RP**:




These following examples are from “Modular Data-Race-Freedom Guarantees in the Promising Semantics” to appear in PLDI21.


**CDRF** shows that our semantics is not too permissive for ra-RMWs. But what about **rlx**-RMWs. The following execution is allowed by Arm8, and ps2.0, but disallowed by ps2.1.



If this  $\{z\}$ -DRF-RA?





Interpreting  $\{z\}$  as ra:




Our semantics already disallows **LDRF-FAIL-PS**, which is similar to **OOTA4**.

$\text{if}(x) \{ \text{FADD}(w, 1); y := 1; z := 1 \} \parallel \text{if}(!z) \{ x := 1 \} \text{else} \{ \text{if}(!\text{FADD}(w, 1)) \{ x := y \} \}$




*Example D.1.* This definition ensures atomicity, disallowing executions such as [Podkopaev et al. 2019, Ex. 3.2]:



By **m10c(i)**, since  $(Wx2) \rightarrow (Wx1)$ , it must be that  $(Wx2) \rightarrow (Rx0)$ , creating a cycle.

*Example D.2.* Two successful rmws cannot see the same write:

$$x := 0; (\text{INC}^{\text{rlx}, \text{rlx}}(x) \parallel \text{INC}^{\text{rlx}, \text{rlx}}(x))$$


The order from read-to-write is required by fulfillment. Apply **m10c(i)** of the second RMW to  $a \rightarrow d$ , we have that  $a \rightarrow c$ . Subsequently applying **m10c(ii)** of the first RMW, we have  $b \rightarrow c$ , creating a cycle.

*Example D.3.* By using two actions rather than one, the definition allows examples such as the following, which is allowed by Arm8 [Podkopaev et al. 2019, Ex. 3.10]:

$$r := z; s := \text{INC}^{\text{rlx}, \text{rel}}(x); y := s+1 \parallel r := y; z := r$$


A similar example, also allowed by Arm8 [Chakraborty and Vafeiadis 2019a, Fig. 6]:


$$r := z; s := \text{FADD}^{\text{rlx}, \text{rlx}}(x, r); y := s+1 \parallel r := y; z := r$$


This is allowed by **WEAKESTMO**, but not **PS**.

*Example D.4.* Consider the **CDRF** example from [Lee et al. 2020]:


$$\begin{aligned} & r := \text{INC}^{\text{acq}, \text{rel}}(x); \text{if}(r=0)\{y := 1\} \\ & \parallel r := \text{INC}^{\text{acq}, \text{rel}}(x); \text{if}(r=0)\{\text{if}(y)\{x := 0\}\} \end{aligned}$$


*Example D.5.* Consider this example from [Lee et al. 2020, §C]:


$$\begin{aligned} & r := \text{CAS}^{\text{rlx}, \text{rlx}}(x, 0, 1); \text{if}(r \leq 1)\{y := 1\} \\ & \parallel r := \text{CAS}^{\text{rlx}, \text{rlx}}(x, 0, 2); \text{if}(r=0)\{\text{if}(y)\{x := 0\}\} \end{aligned}$$


### D.3 Coherence


The following execution is disallowed by fulfillment.

$$x := 1; r := x \parallel x := 2; s := x$$



Our model is more coherent than Java, which permits the following:




We also forbid the following, which Java allows:



The following outcome is allowed by the promising semantics [Kang et al. 2017], but not in WEAKESTMO [Chakraborty and Vafeiadis 2019a, Fig. 3] nor in our semantics, due to the cycle:


$$x := 2; \text{if}(x \neq 2)\{y := 1\} \parallel x := 1; r := x; \text{if}(y)\{x := 3\}$$


Since reads are not ordered by intra-thread coherence, we allow the following unintuitive behavior. C11 includes read-read coherence between relaxed atomics in order to forbid this:

$$x := 1; x := 2 \parallel y := x; z := x$$


Here, the reader sees 2 then 1, although they are written in the reverse order. This behavior is allowed by Java in order to validate CSE without requiring aliasing analysis.

### D.4 MCA

$$\text{if}(z)\{x := 0\}; x := 1 \parallel \text{if}(x)\{y := 0\}; y := 1 \parallel \text{if}(y)\{z := 0\}; z := 1$$


$$x := 0; x := 1 \parallel y := x \parallel r := y^{ra}; s := x$$


These candidate executions are invalid, due to cycles.


### D.5 IRIW

Status of IRIW is unclear in our model, since we allow everything allowed by power...

$$x := 1 \parallel r := x^{ra}; s := y \parallel y := 1 \parallel s := y^{ra}; r := x$$


## E A NOTE ON MIXED-MODE DATA RACES

In preparing this paper, we came across the following example, which appears to invalidate Theorem 4.1 of [Dongol et al. 2019].

$$x := 1; y^{\text{rel}} := 1; r := x^{\text{acq}} \parallel \text{if}(y^{\text{acq}})\{x^{\text{rel}} := 2\}$$


The program is data-race free. The two executions shown are the only top-level executions that include  $(W^{\text{rel}}x2)$ .

Theorem 4.1 of [Dongol et al. 2019] is stated by extending execution sequences. In the terminology of [Dongol et al. 2019], a read is *L-weak* if it is sequentially stale. Let  $\rho = (Wx1)(W^{\text{rel}}y1)(R^{\text{acq}}y1)(W^{\text{rel}}x2)$  be a sequence and  $\alpha = (R^{\text{acq}}x1)$ .  $\rho$  is *L-sequential* and  $\alpha$  is *L-weak* in  $\rho\alpha$ . But there is no execution of this program that includes a data race, contradicting the theorem. The error seems to be in Lemma A.4 of [Dongol et al. 2019], which states that if  $\alpha$  is *L-weak* after an *L-sequential*  $\rho$ , then  $\alpha$  must be in a data race. That is clearly false here, since  $(R^{\text{acq}}x1)$  is stale, but the program is data race free.

In proving the SC-LDRF result in [Jagadeesan et al. 2020, §8], we noted that our proof technique is more robust than that of [Dongol et al. 2019], because it limits the prefixes that must be considered. In (¶), the induction hypothesis requires that we add  $(R^{\text{acq}}x1)$  before  $(W^{\text{rel}}x2)$  since  $(R^{\text{acq}}x1) \dashv\rightarrow (W^{\text{rel}}x2)$ . In particular,



is not a downset of (¶), because  $(R^{\text{acq}}x1) \dashv\rightarrow (W^{\text{rel}}x2)$ . As noted in [Jagadeesan et al. 2020, §8], this affects the inductive order in which we move across pomsets, but does not affect the set of pomsets that are considered. In particular,



is a downset of (¶).