The Code That Never Ran: Modeling Attacks on Speculative Evaluation

Craig Disselkoen
University of California San Diego
Mozilla Research Internship
cdisselk@cs.ucsd.edu

Radha Jagadeesan DePaul University rjagadeesan@cs.depaul.edu Alan Jeffrey
Mozilla Research
ajeffrey@mozilla.com

James Riely DePaul University jriely@cs.depaul.edu

Abstract—This paper studies information flow caused by speculation mechanisms in hardware and software. The Spectre attack shows that there are practical information flow attacks which use an interaction of dynamic security checks, speculative evaluation and cache timing. Previous formal models of program execution are designed to capture computer architecture, rather than micro-architecture, and so do not capture attacks such as Spectre. In this paper, we propose a model based on pomsets which is designed to model speculative evaluation. The model is abstract with respect to specific micro-architectural features, such as caches and pipelines, yet is powerful enough to express known attacks such as Spectre and PRIME+ABORT. The model also allows for the prediction of new information flow attacks. We derive two such attacks, which exploit compiler optimizations, and validate these experimentally against gcc and clang.

I. Introduction

This paper is about some of the lies we tell when we talk about programs.

An example lie (or to be more formal, a "leaky abstraction") is the order of reads and writes in a program. We like to pretend that these happen in the order specified by the program text, for example we think of the program (x:=0; x:=1; y:=2) as having seqential executions such as:

$$\begin{array}{c} \hline \left(\mathsf{W}\,x\,0 \right) \rightarrow \overline{\left(\mathsf{W}\,x\,1 \right)} \rightarrow \overline{\left(\mathsf{W}\,y\,2 \right)} \\ \end{array}$$

However, due to optimizations in hardware or compilers, instructions may be reordered, resulting in executions where the accesses of x and y are independent:

$$(\mathsf{W} \, x \, 0) \rightarrow (\mathsf{W} \, x \, 1) \quad (\mathsf{W} \, y \, 2)$$

Instruction reordering optimizations are not problematic as long as they are not visible to user code, that is if programs are sequentially consistent. Unfortunately, multi-threaded programs can often observe instruction reorderings, for example spawning a thread (if $\{y\}$ $\{x:=x+1\}$) can result in:

This leaky abstraction has resulted in a literature of *relaxed memory models* [?], which try to state precisely the memory guarantees a compiler is expected to provide, without requiring

the use of expensive memory barriers to ensure sequential consistency.

Relaxed memory is an example of how simple models can become complex. Instruction reordering was originally intended only to be visible to the microarchitecture, or inside a compiler, and was not meant to be visible to the architecture or to the behaviour of user code. Reordering optimizations are so important to the performance of modern systems that hardware and programming language designers have now accepted the complexity of relaxed memory models as the price that has to be paid for acceptable performance.

This paper looks at another leaky abstraction: *speculative evaluation*. This is similar to reordering, in that it is an optimization that was intended to be visible only to the microarchitecture, but the arrival of Spectre [?] and similar attacks [?] shows that not only is speculation visible, it has serious security implications.

The simplest example of speculative evaluation is branch prediction. The expected observable behavior of a conditional such as (if $(x) \{ y = 1 \}$ else $\{ z = 1 \}$) is that just one branch will execute, for example:

$$Rx0 \longrightarrow Wz1$$

To improve instruction throughput, hardware will often evaluate branches speculatively, and roll back any failed speculations. For example, an execution where the hardware incorrectly speculates that x is nonzero, and then rolls back the resulting write to y is:



Speculation is intended only to be visible at the microarchtectural level, but as Spectre shows, this abstraction is leaky, and in a way that allows side-channel attacks to be mounted.

We have two similar leaky abstractions: instruction reordering and speculative evaluation. Both were intended originally not to be visible to user code, but both abstractions have leaked. This opens some possible areas of investigation:

Using ideas from relaxed memory for speculation. There
is a significant literature showing how to build models of
relaxed memory, for use in validating compilers, or proving correctness of programs. Less formally, they provide

programmers with a way to visualize and communicate the behavior of their systems. Inspired by these models, we give a compositional model of program execution that includes speculation (§II and §III) and show how it can be used to model some existing attacks on branch prediction (§IV-A) and transactional memory (§IV-E).

• Using attacks against speculation on relaxed memory. Spectre shows how a leaky abstraction allows for the construction of side-channels which bypass dynamic security checks. Since defences against buffer overflows are often dynamic checks, these attacks allow all memory in a process to be read. Inspired by these attacks, we show how to mount information flow attacks against compiler optimizations, both in theory (§IV-C and §IV-D) and in practice (§V).

Chien [8] argues that Spectre-like attacks "extend the functional specification of the architecture to include its detailed performance" and thus "making strong assurances of application security on a computing system requires detailed performance information." This approach has been pursued in the information flow literature, by enriching language semantics with observables such as execution time and power consumption [35, 13].

In this paper, we adopt the opposite approach, attempting to understand Spectre-like attacks as *abstractly* as possible and thus to reveal the "essence" of Spectre. We develop a novel model of speculative evaluation and show that it is sufficient to both capture known attacks and predict new attacks. Our model is defined at the *language* level, rather than the hardware level; thus, we do not model micro-architectural details such as caches or timing, as in [35, 13].

The new attacks on optimizing compilers (§IV-C and §IV-D) were discovered as a consequence of building the model. A natural question is whether these attacks are an artifact of the model, or if they can be mounted in practice? We mounted the attacks on gcc and clang, where they succeeded in leaking a SECRET as long as the secret was a constant known at compile time. By itself this is not too worrying, since secrets are not normally static constants. If the same attacks could be mounted against Just-In-Time (JIT) compilers, this is potentially significant, as secrets are often known at JIT-compile time.

Fortunately, our attempts to mount the attacks against SpiderMonkey, V8 and HotSpot did not succeed. We speculate that this is because JIT compilers do not optimize as agressively, and not because of any mitigations against information flows. With the addition of shared-memory concurrency to JavaScript [12, §24.2], the attacks described in this paper might become feasible. We hope that compiler designers become as aware of information flow attacks against optimizations as their hardware designing colleagues.

Readers who wish to focus on the impact of the model can skip to §IV on first reading, referring to prior sections as needed.

II. MODEL

The model used in this paper is one of sets of pomsets with event labels of the form $(\phi \mid a)$, where ϕ is the event's precondition (such as M=v) and a is the event's action (such as Wxv). For example the semantics of the program (x:=M) includes the case where M is v, which is written to x, and is captured by the one-event pomset:

$$M = v \mid \mathsf{W} \, x \, v$$

We make few requirements of the logic of preconditions, save that it includes equalities between expressions, is closed under substitution, and supports a notion of implication.

The semantics is defined compositionally. As an example, we show how to construct one of the pomsets in [r:=y;x:=r+1]. First, [x:=r+1] contains the pomset:

$$r = 1 \mid \mathsf{W} \, x \, 2$$

Next, we perform the substitution of r with 1 in every precondition, to get that [x:=r+1][1/r] contains the pomset:

$$\boxed{1 = 1 \mid \mathsf{W} \, x \, 2}$$

and since (1 = 1) is a tautology, we elide it:

This substitution is performed in defining [r:=y; x:=r+1], which contains the pomset:

$$(Ry1) \rightarrow (Wx2)$$

There is an ordering (Ry1) < (Wx2) (represented pictorially as an arrow) because the precondition (r=1) depends on r. If the precondition was independent of r then there would be no ordering, for example $[\![r:=y;x:=r+1-r]\!]$ contains the pomset:

$$\left(\mathsf{R}\,y\,1\right) \left(\mathsf{W}\,x\,1\right)$$

since the precondition (r+1-r=1) is independent of r.

The main novelty of our semantics is the use of preconditions, which allow us to provide an unusual model of conditionals. In most models, an execution of $\llbracket \text{if}(M) \ \{C\} \ \text{else} \ \{D\} \rrbracket$ would either be given by an execution from $\llbracket C \rrbracket$ or from $\llbracket D \rrbracket$, but not both. In our semantics, a pomset in $\llbracket \text{if}(M) \ \{C\} \ \text{else} \ \{D\} \rrbracket$ may include both a pomset from $\llbracket C \rrbracket$ and a pomset from $\llbracket D \rrbracket$. For example, $\llbracket \text{if}(M) \ \{x := 1\} \ \text{else} \ \{x := 2\} \rrbracket$ contains:

that is we have behavior from both branches of execution.

Moreover, two events representing the same action on both sides of a conditional can be merged, producing a single event. The precondition of the merged event is the disjunction of the preconditions of the original events. For example $[\inf(M) \{ x := 1; y := 3 \}]$ else [x := 2; y := 3] contains:

$$M \neq 0 \mid \mathsf{W} \, x \, 1$$

$$M = 0 \mid \mathsf{W} \, x \, 2$$


$$(M \neq 0) \lor (M = 0) \mid \mathsf{W} \, y \, 3$$

and since $(M \neq 0) \lor (M = 0)$ is a tautology, this is:

Combining this model of conditionals with the previously discussed model of memory using substitutions gives that $[if(z) \{ x = 1; y = 3 \}]$ else $\{ x = 2; y = 3 \}$ contains:

$$\begin{array}{c|c}
\hline
(Rz1) & \hline
(1 \neq 0 \mid Wx1) & \hline
(1 = 0 \mid Wx2) & \hline
(Wy3)
\end{array}$$

and we visualize unsatisfiable preconditions as crossed out:



Note that this semantics captures control dependencies such as (Rz1) < (Wx1), independencies such as $(Rz1) \not< (Wy3)$, and failed speculations such as the crossed out (Wx2).

In summary, the features we need of the underlying data model are:

- · actions, which may read or write memory locations, and
- preconditions, which are closed under substitution.

In rest of this section we make data models precise and define pomsets. In the next section we give the semantics of a simple imperative language as sets of pomsets.

A. Data models

A data model consists of:

- a set of memory locations \mathcal{X} , ranged over by x and y,
- a set of registers \mathcal{R} , ranged over by r and s,
- a set of values V, ranged over by v and w,
- a set of expressions \mathcal{E} , ranged over by M and N,
- a set of logical formulae Φ , ranged over by ϕ and ψ , and
- a set of actions A, ranged over by a and b,

such that:

- values include at least the constants 0 and 1,
- expressions include at least registers and values,
- expressions are closed under substitutions of the form M[N/r],
- formulae include at least true, false, and equalities of the form (M = N) and (x = N),
- formulae are closed under negation, conjunction, disjunction,
- formulae are closed under substitutions of the form $\phi[x/r]$ or $\phi[N/x]$,
- there is a relation ⊨ between formulae, and
- there are partial functions Rd and Wr : $A \rightarrow (X \times V)$.

We shall say a reads v from x whenever Rd(a) = (x, v), and a writes v to x whenever Wr(a) = (x, v). We shall say ϕ implies

 ψ whenever $\phi \vDash \psi$, ϕ is a *tautology* whenever true $\vDash \phi$, ϕ is *unsatisfiable* whenever $\phi \vDash$ false, and ϕ is *independent of* x whenever $\phi \vDash \phi[v/x] \vDash \phi$ for every v. In examples, the actions are of the form $(\mathbb{R} x v)$, which reads v from x, and $(\mathbb{W} x v)$, which writes v to x.

B. 3-valued pomsets

Recall the definition of a pomset from [14]:

Definition II.1. A pomset (E, \leq, λ) with alphabet Σ is a partial order (E, \leq) together with $\lambda : E \to \Sigma$.


Going forward, we fix the alphabet $\Sigma = (\Phi \times \mathcal{A})$. We will write $(\phi \mid a)$ for the pair (ϕ, a) , elide ϕ when ϕ is a tautology, and write a crossed-out (α) when ϕ is unsatisfiable. We lift terminology from logical formulae and actions to events, for example if $\lambda(e) = (\phi \mid a)$ then we say e is unsatisfiable whenever ϕ is unsatisfiable, e writes e0 to e1 whenever e2 writes e2 to e3, and so forth. We visualize a pomset as a graph where the nodes are drawn from e4, each node e6 is labelled with e4 and an edge e6 decorresponds to an ordering e6. For example:



is a visualization of the pomset where:

$$\begin{split} E = \{0,1,2\} \quad 0 \leq 1 \quad 0 \leq 2 \quad \lambda(0) = (\mathsf{true}, \mathsf{R}\,x\,1) \\ \lambda(1) = (\mathsf{false}, \mathsf{W}\,y\,0) \quad \lambda(2) = (\mathsf{true}, \mathsf{W}\,y\,1) \end{split}$$

We are building a compositional semantics of shared memory concurrency, which means we require a notion of when a read has a matching write. This is a property we require of closed programs, but *not* of open programs. For example a program whose semantics includes:



may be put in parallel with another program which writes 0 to x. If the program is closed with respect to x though, such an execution cannot exist, so we need each read of x to have a matching write. This is captured by defining when e reads x from d [2]. A preliminary definition (which, as we shall see, needs to be strengthened) is:

- d < e.
- e implies d,
- d writes v to x, and e reads v from x, and
- there is no d < c < e such that c writes to x.

Unfortunately by itself, this is not enough. The problem is the final clause saying that there does not exist an x-blocking event c between d and e. Unfortunately, concurrency can turn events that were not x-blockers into an x-blocker, even if the new thread does not mention x. We give an example to show this in Appendix B. This is a problem in that it means the preliminary model violates $scope\ extrusion\ [26]$, in that we can find programs C and D such that $[var\ x; (C\ ||\ D)]$ is not the same as $[var\ x; C\ ||\ D]$, even if D does not mention x.

There are a number of ways this can be addressed; for example, in models such as [4] the reads-from relation is taken as a primitive. In this paper, we propose 3-valued pomsets as a solution. These are pomsets in which, in addition to positive statements (d < e) (interpreted as e depends on d), we also have negative statements $(d \nmid e)$ (interpreted as e cannot depend on d).

Definition II.2. A 3-valued pomset $(E, \leq, \leqslant, \lambda)$ is a pomset (E, \leq, λ) together with $\leqslant \subseteq (E \times E)$ such that:

- if $d \le e$ then $e \nmid d$,
- if $d \le e$ and $d \nmid e$ then d = e,
- if $c \ge d \leqslant e$ or $c \leqslant d \ge e$ then $c \leqslant e$.

Structures similar to 3-valued pomsets have come up in many guises, for example rough sets [27] or ultrametrics over $\{0, \frac{1}{2}, 1\}$. They correspond to axioms A1–A3 of Lamport's *system executions* [23]. They are the notion of pomset given by interpreting $d \le e$ in a 3-valued logic [32].

In diagrams, we visualize $(e \leqslant d)$ as a dashed arrow from d to e (note the change of direction). We refer to edges introduced by (d < e) as *strong edges* and by $(e \leqslant d)$ as *weak edges*. For readability, we often highlight the reads-from edges as well. For example one execution of (x:=0; x:=1) || (x:=x+1) is:

$$(\mathbb{W} \times 0) \rightarrow (\mathbb{W} \times 1) \rightarrow (\mathbb{R} \times 1) \rightarrow (\mathbb{W} \times 2)$$

We strengthen the definition of reads-from to require not just that no blocker exists, but that any candidate blocker must either have $d \nmid c$ or $c \nmid e$. This ensures that any further concurrency cannot turn a non-blocker into a blocker.

Definition II.3. In a 3-valued pomset, e can read x from d whenever:

- d < e,
- e implies d,
- d writes v to x, and e reads v from x, and
- if c writes to x then either $d \leqslant c$ or $c \leqslant e$.

One of the requirements of closed programs is that every read event reads from a write event.

In the remainder of the paper, we drop the prefix "3-valued", referring to 3-valued pomsets simply as *pomsets*.

III. SEMANTICS OF PROGRAMS

In Figure 1, we give the semantics of a simple shared-memory concurrent language as sets of pomsets. Each pomset $P \in \llbracket C \rrbracket$ represents a single execution of C. We do not expect $\llbracket C \rrbracket$ to be prefixed closed; thus, one may view each $P \in \llbracket C \rrbracket$ as a *completed* execution. However, the sets of pomsets given by our semantics *are* closed with respect to augmentation, which may create additional order and strengthening preconditions:

Definition III.1. P' is an augmentation of P if E' = E, $e \le d$ implies $e \le d'$, $e \ne d$ implies $e \ne d'$, and if $\lambda(e) = (\psi \mid b)$ then $\lambda'(e) = (\psi' \mid b)$ where ψ' implies ψ .

We give the semantics using combinators over sets of pomsets, defined in Appendix A. Using \mathcal{P} to range over sets of pomsets, these are:

- restriction $\nu x \cdot \mathcal{P}$, which filters \mathcal{P} to include only pomsets where every event e that reads from x can read from some d, following Definition II.3, and where no precondition can depend on x,
- guarding $\phi \triangleright \mathcal{P}$, which filters \mathcal{P} , keeping pomsets whose events have preconditions that imply ϕ ,
- substitution $\mathcal{P}[M/x]$, which replaces x with M in every precondition of \mathcal{P} ,
- composition $\mathcal{P}_1 \parallel \mathcal{P}_2$, which unions pomsets from \mathcal{P}_1 and \mathcal{P}_2 , allowing events to be merged, and
- prefixing $a \to \mathcal{P}$, which adds an event with action a to pomsets in \mathcal{P} , ordering a before any e whose predicate depends on the value read by a.

These operations are similar to those from models of concurrency such as [7], but adapted here to the setting of speculative evaluation.

Restriction and guarding filter the set of pomsets; we have $(\nu x \cdot \mathcal{P}) \subseteq \mathcal{P}$ and $(\phi \rhd \mathcal{P}) \subseteq \mathcal{P}$. Substitution updates the preconditions in a pomset, thus we expect the number of pomsets to be unchanged; in addition, the number of events in each of the pomsets is unchanged. The most interesting operators are composition and prefixing, which create larger pomsets from smaller ones.

Composition is used in giving the semantics for conditionals and concurrency. $\mathcal{P}_1 \parallel \mathcal{P}_2$ contains the union of pomsets from \mathcal{P}_1 and \mathcal{P}_2 , allowing overlap as long as they agree on actions. For example, if \mathcal{P}_1 and \mathcal{P}_2 contain:

$$\overbrace{\phi \mid a} \rightarrow \overbrace{\psi_1 \mid b} \qquad \qquad \underbrace{\psi_2 \mid b} \rightarrow \underbrace{\chi \mid c}$$

then $\mathcal{P}_1 \parallel \mathcal{P}_2$ contains:

$$\overbrace{\phi \mid a} \rightarrow \overbrace{\psi_1 \lor \psi_2 \mid b} \rightarrow \overbrace{\chi \mid c}$$

Prefixing is used in giving the semantics of reads and writes. $a \to \mathcal{P}$ adds a new event c with action a to each pomset in \mathcal{P} . As in the definition of parallel composition, the definition allows the new event to overlap with events in \mathcal{P} as long as they agree on the action.

If c writes to a location that is also written by e in \mathcal{P} , then prefixing introduces weak order between them: $c \nmid e$. This ensures that these writes cannot be given the reverse order in an augmentation.

If c reads from a location that occurs in the predicate of e, then prefixing introduces order from c to any e whose predicate depends on x. For example, if a and b write to the same location, a reads v from x, ψ is independent of x, and \mathcal{P} contains:

$$(\psi \mid b) \rightarrow (\chi \mid c)$$

then $a \to \mathcal{P}$ contains:




Fig. 1. Semantics of a concurrent shared-memory language

In the remainder of this section, we give examples to explain the semantics, concentrating on reads and conditionals. Security-relevant examples begin in §IV.

A. Sequential memory accesses

In the semantics of memory, there are two very different ways memory can be accessed: sequentially or concurrently. These are modeled differently, since hardware and compilers give very different guarantees about their behavior. In the semantics of [r:=x;C], given in Figure 1, these are found on left and right sides of the union operation. In this section, we discuss the sequential semantics, [C][x/r], leaving the concurrent semantics to §III-B.

Consider the program (x=0; y=x+1). One execution of this program is where the write to y uses the sequential value of x, which is 0:

$$(\mathsf{W} \, x \, 0) \quad (\mathsf{W} \, y \, 1)$$

To see how this execution is modeled, we first expand out the syntax sugar to get the program (x:=0; r:=x; y:=r+1; skip). Now $[\![\text{skip}]\!]$ is just $\{\emptyset\}$, and $[\![y:=r+1; \text{skip}]\!]$ includes:

$$(r+1=1) \triangleright (\mathsf{W}\, y\, 1) \rightarrow \lceil \mathsf{skip} \rceil \lceil 1/y \rceil$$

which contains the pomset:

$$(r+1=1 \mid \mathsf{W}\,y\,1)$$

expressing that this program can write 1 to y, as long as the precondition (r+1=1) is satisfied. Now [r:=x;y:=r+1;skip] has two cases, the sequential case (which does not introduce a read action) and the concurrent case (which does). For the moment, we are interested in the sequential case:

$$[y := r + 1; skip][x/r]$$

which contains the pomset:

$$\boxed{x+1=1\mid \mathsf{W}\,y\,1}$$

In this pomset, the precondition is (x + 1 = 1), which specifies a property of the thread-local value of x. Finally [x:=0; r:=x; y:=r+1; skip] includes:

$$(0 = 0) \triangleright (\mathsf{W} x \, 0) \rightarrow [\![r := x; y := r + 1; \mathsf{skip}]\!] [0/x]$$

which contains the pomset:

all of whose preconditions are tautologies, so this has the expected behavior:

$$(\mathsf{W} \, x \, 0) \quad (\mathsf{W} \, y \, 1)$$

There is no dependency between (W x 0) and (W y 1), since $(0 = 0 \land 0 + 1 = 1)$ is independent of x.

This example demonstrates how preconditions capture the sequential semantics of memory. In an execution containing an event with label $(\phi \mid a)$, one way the precondition ϕ can be discharged is by an assignment x:=M, which performs a substitution [M/x]. This is a variant of the Hoare semantics of assignment [15], where if C has precondition ϕ then x:=M; C has precondition $\phi[M/x]$.

B. Concurrent memory accesses

We now turn to the case of concurrent accesses to memory. Consider the program (x=1 || y=x+1). In executions of this program, it is possible for the second thread to perform a concurrent read of x:

To see how this execution is modeled, we first expand out the syntax sugar to get the program (x:=1; skip || r:=x; y:=r+1; skip). As before, [y:=r+1; skip] includes:

$$(r+1=2) \rhd (\mathsf{W}\,y\,2) \to \llbracket \mathsf{skip} \rrbracket [2/y]$$

which contains the pomset:

$$(r+1=2\mid \mathsf{W}\,y\,2)$$

As before, [r:=x; y:=r+1; skip] has two cases. We are now interested in the concurrent case, which includes:

$$(Rx1) \to [y:=r+1; skip][x/r]$$

which contains the pomset:

$$(\mathsf{R} \, x \, 1) \rightarrow (\mathsf{W} \, y \, 2)$$

Note that (Rx1) reads 1 from x, and while (x+1=2)[1/x] is a tautology, (x+1=2) is not, and so there is a dependency (Rx1) < (Wy2).

Now, [x:=1; skip] includes the pomset:

$$(\mathsf{W} \, x \, 1)$$

and so [x:=1; skip | r:=x; y:=r+1; skip] includes:

as expected, including a reads-from dependency $(W\,x\,1)<(R\,x\,1).$

This example demonstrates how read and write events capture the concurrent semantics of memory. In an execution containing an event with label (Rxv), if the execution is x-closed, then there must be an event it reads from, for example one labelled (Wxv).

C. Control dependencies


Conditionals introduce control dependencies, for example consider the program:

$$r := z$$
; if $(r) \{ x := 1 \}$ else $\{ y := 2 \}$

This includes executions in which the false branch is taken:



and ones where the true branch is taken:



In both cases, we record the actions in the branch that was not taken. This is a novel feature of this model, and is intended to capture speculative evaluation. In §IV-A we will show how this model captures Spectre-like information flow attacks, once the attacker is provided with the ability to observe such speculations.

To see how these executions are modeled, consider the semantics of [x:=1; skip], which contains any pomset of the form:

$$\left(\phi \mid \mathsf{W} \, x \, 1\right)$$

in particular it contains:

$$r \neq 0 \mid \mathsf{W} \, x \, 1$$


Similarly [y:=2; skip] contains:

$$r = 0 \mid \mathsf{W} \, y \, 2$$

and so $[\inf(r) \{ x := 1; \text{skip} \} \text{ else} \{ y := 2; \text{skip} \}]$ contains:

$$\boxed{r \neq 0 \mid \mathsf{W} \, x \, 1} \quad \boxed{r = 0 \mid \mathsf{W} \, y \, 2}$$

Now, the semantics of concurrent read performs substitutions, for example:



which gives the required pomset:



Note that the precondition r=0 is dependent on r, and so there is a dependency (Rz0) < (Wy2), modeling the control dependency introduced by the conditional.

D. Control independencies

In most models of control dependencies, the dependency relation is syntactic, based on whether the action occurs syntactically inside a conditional. In contrast, the notion in this model is semantic: if an action can occur on both sides of a conditional, there is no control dependency. Consider a variant of the example from §III-C:

$$r := z$$
; if $(r) \{ x := 1 \}$ else $\{ x := 1 \}$

This has the expected execution in which the control dependencies exist:



but it also has an execution in which the two writes of 1 to x are merged, resulting in no dependency:

To see how this arises, consider the definition of $[if(r) \{x:=1; skip\}]$:

$$\begin{array}{ll} \mathcal{P}_1 \parallel \mathcal{P}_2 & \text{where} & \mathcal{P}_1 = (r \neq 0) \rhd \llbracket x \coloneqq 1; \mathsf{skip} \rrbracket \\ & \mathcal{P}_2 = (r = 0) \rhd \llbracket x \coloneqq 1; \mathsf{skip} \rrbracket \\ \end{array}$$

Now, one pomset in \mathcal{P}_1 is:

$$r \neq 0 \mid \mathsf{W} \, x \, 1$$

that is P_1 where:

$$E_1 = \{e\}$$
 $\lambda_1(e) = (r \neq 0, Wx1)$

and similarly, one pomset in \mathcal{P}_2 is:

$$r = 0 \mid \mathsf{W} x \, 1$$

that is P_2 where:

$$E_2 = \{e\}$$
 $\lambda_2(e) = (r = 0, Wx1)$

Crucially, in the definition of $\mathcal{P}_1 \parallel \mathcal{P}_2$ there is *no* requirement that E_1 and E_2 are disjoint, and in this case they overlap at e. As a result, one pomset in $\mathcal{P}_1 \parallel \mathcal{P}_2$ is P_0 where:

$$E_0 = \{e\}$$
 $\lambda_0(e) = (r \neq 0 \lor r = 0, \mathsf{W} x \, 1)$

that is:

$$(\mathbf{W} x \mathbf{1})$$

Note that this pomset has no precondition dependent on r, since $(r \neq 0 \lor r = 0)$ does not depend on r, which is why we end up with an execution without a control dependency:


$$\left(\mathsf{R}\,z\,0\right) \,\,\left(\mathsf{W}\,x\,1\right)$$

This semantics captures compiler optimizations which may, for example, merge code executed on both branches of a conditional, or hoist constant assignments out of loops.

We can now see the counterintuitive behavior of conditionals in the presence of control dependencies. There are programs such as $(if(z) \{x:=1\} else \{x:=1\})$ with executions in which (Wx1) is independent of (Rz1):

$$(Rz1)$$
 $(Wx1)$

while programs such as $(if(z) \{x = 1\} else \{y = 2\})$ only have executions in which (Wx1) is dependent on (Rz1):



These programs have executions with different dependency relations, depending only on conditional branches that were *not* taken. In §IV-C we shall see that this has security implications, since relaxed memory can observe dependency. The attack is similar to Spectre, so we shall take a detour to see how Spectre can be modeled in this setting.

E. Relaxed memory


In §IV-C we present an information flow attack on relaxed memory, similar to Spectre in that it relies on speculative evaluation. Unlike Spectre it does not depend on timing attacks, but instead is based on the sensitivity of relaxed memory to data dependencies.

Our model includes concurrent memory accesses, which can introduce concurrent reads-from. Since we are allowing events to be partially ordered, this gives a simple model of relaxed memory. For example an independent read independent write (IRIW) example is:

$$x := 0; x := x + 1 || y := 0; y := y + 1$$


 $|| r_1 := x; r_2 := y || s_1 := y; s_2 := x$

which includes the execution:



This model does not introduce thin-air reads (TAR). For example the TAR pit $(x:=y \mid\mid y:=x)$ fails to produce a value

for x from thin air since this produces a cycle in \leq , as shown on the left below:



This cycle can be broken by removing a dependency. For example (x:=y || r:=x; y:=r+1-r) has the execution on the right above. Note that $(Rx1) \not \leq (Wy1)$, so this does not introduce a cycle.

Although it is not the primary focus of this paper, our model may be an attractive model of relaxed memory. Many prior models either permit thin-air executions that our model forbids or forbid desirable executions that our model permits.

Pugh [30] developed a set of twenty causality test cases in the process of revising the Java Memory Model (JMM) [25]. Using hand calculation, we have confirmed that our model gives the desired result for all twenty cases, unrolling loops as necessary. Our model also gives the desired results for all of the examples in Batty et al. [5, §4] and all but one in Ševčík [33, §5.3]: redundant-write-after-read-elimination fails for any sensible non-coherent semantics. Our model agrees with the JMM on the "surprising and controversial behaviors" of Manson et al. [25, §8], and thus fails to validate thread inlining. In Appendix D, we discuss three of the causality test cases and the thread inlining example from [25].

IV. INFORMATION FLOW EXAMPLES

In this section, we show how four different information flow attacks can be modeled. We cover Spectre in §IV-A, the use of speculation barriers for defence against Spectre in §IV-B, new attacks on compiler optimizations in §IV-C–IV-D, and attacks on transactions in §IV-E.

In each case, there is a high-security variable SECRET, and the goal of the attacker is to learn one bit of information from SECRET. The Spectre and PRIME+ABORT attacks exploit optimizations in hardware, and so can be mounted against a dynamic SECRET. The attacks on compiler optimizations require the SECRET to be known to the compiler, for example a static SECRET or a JIT compiler.

A. Spectre

We give a simplified model of Spectre attacks, ignoring the details of cache timing. In this model, we extend programs with the ability to tell whether a memory location has been touched (in practice this is implemented using timing attacks on the cache). For example, we can model Spectre by:

$$\begin{array}{l} \operatorname{var} a; \operatorname{if} \left(\operatorname{canRead} (\operatorname{SECRET}) \right) \left\{ \left. a[\operatorname{SECRET}] \! := 1 \right. \right\} \\ \operatorname{else} \operatorname{if} \left(\operatorname{touched} a[0] \right) \left\{ \left. x \! := 0 \right. \right\} \\ \operatorname{else} \operatorname{if} \left(\operatorname{touched} a[1] \right) \left\{ \left. x \! := 1 \right. \right\} \end{array}$$

This is a low-security program, which is attempting to discover the value of a high-security variable SECRET. The lowsecurity program is allowed to attempt to escalate its privileges by checking that it is allowed to read a high-security variable:

if (canRead(SECRET)) { code allowed to read SECRET }
else { code not allowed to read SECRET }

In this case, canRead(SECRET) is false, so the fallback code is executed. Unfortunately, the escalated code is speculatively evaluated, which allows information to leak by testing for which memory locations have been touched.

Attacks may realize the abstract notions in various ways. For example, in variant 1 of Spectre, the dynamic security check is implemented as an array bounds check.

We model the touched test by introducing a new action (Tx), and defining:

$$[\![\mathsf{if}(\mathsf{touched}\,x)\,\{\,C\,\}\,\mathsf{else}\,\{\,D\,\}]\!] \\ = ((\mathsf{T}\,x) \to [\![C]\!]) \cup [\![D]\!]$$

Implementations of touched use cache timing, but their success can be modeled without needing to be precise about such microarchitectural details:

• if $\lambda(e) = (\phi \mid \mathsf{T} \, x)$ then there is $d \ngeq e$ where d reads or writes x.

Note that there is no requirement that d be satisfiable, and indeed Spectre has the execution:

but (assuming a successful implementation of touched) not:

$$\boxed{ \texttt{RSEGRET0}} \rightarrow \boxed{ \texttt{Wo}[\texttt{QT1}]} \rightarrow \boxed{ \texttt{T}\,a[1]} \rightarrow \boxed{ \texttt{W}\,x\,1}$$

Thus, the attacker has managed to leak the value of a high-security location to a low-security one: if (Wx1) is observed, the SECRET must have been 1.

This shows how our model of speculation can express the way in which Spectre-like attacks bypass dynamic security checks, without giving a treatment of microarchitecture.

B. Speculation barriers

The ability to model Spectre is useful, but really we would like to model defences against such attacks, and provide some confidence in the correctness of the defence. One such defence, which fits naturally in our model is *speculation barriers*, which is code that cannot be speculatively executed. For example, we could introduce such a barrier, and require that a barrier is introduced on each security check:

if
$$(canRead(SECRET))$$
 { barrier; \cdots } else { \cdots }

To model barriers, we introduce a new action SB and define:

$$\llbracket \mathsf{barrier}; C \rrbracket = \{\emptyset\} \cup ((\mathsf{SB}) \to \llbracket C \rrbracket)$$

Implementations of barrier make use of hardware barriers which halt speculative execution until all instructions up to the barrier have been retired. Such barriers are successful when:

• if $\lambda(e) = (\phi \mid \mathsf{SB})$ then ϕ is satisfiable.

For example, a successful implementation of barriers disallows the execution of Spectre:



One might expect that this is a successful (albeit expensive) defence against Spectre, but it is not, unless the compiler is aware that barrier cannot be lifted out of a conditional. An unaware compiler might perform common subexpression elimination on barriers, allowing the attacker to introduce a barrier to fool a compiler into optimizing the safe:

if
$$(canRead(SECRET))$$
 { barrier; \cdots } else { barrier; \cdots }

into the unsafe:

barrier; if
$$(canRead(SECRET)) \{ \cdots \} else \{ \cdots \}$$

To model the requirement that barriers are not moved past conditionals, we make them *unmergeable*: SB events on different arms of a conditional cannot be merged. With this requirement, we can show that barriers act as a defence against Spectre by first showing that $\lceil D \rceil$ has the same successful executions as:

$$[if(canRead(SECRET))]$$
 barrier; $C \}$ else $\{D \}$


and then showing that the semantics which only looks at successful executions is *compositional*: if $\llbracket D \rrbracket$ has the same successful executions as $\llbracket D' \rrbracket$ then $\llbracket C[D] \rrbracket$ has the same successful executions as $\llbracket C[D'] \rrbracket$ for any "program with a hole" $C[\bullet]$. Compositional reasoning is what fails when SB is mergeable, as shown by the attack against a compiler which blindly performs common subexpression elimination.

C. Information flow attacks on relaxed memory


Consider an attacker program, again using dynamic security checks to try to learn a SECRET. Whereas SPECTRE uses hardware capabilities, which have to be modeled by adding extra capabilities to the language, this new attacker works by exploiting relaxed memory which can result in unexpected information flows. The attacker program is:

$$\begin{aligned} \text{var } x &:= 0; \text{var } y &:= 0; \\ y &:= x \mid\mid \text{if } (y == 0) \ \{ \ x &:= 1 \ \} \\ &= \text{else if } (\text{canRead(SECRET)}) \ \{ \ x &:= \text{SECRET} \ \} \\ &= \text{else} \ \{ \ x &:= 1; z &:= 1 \ \} \end{aligned}$$


In the case where SECRET is 2, this has many executions, one of which is:



but there are no executions which exhibit (Wz1), since any attempt to do so produces a cycle, since the value written to x has a control dependency on the value read from y:



In the case where SECRET is 1, there is an execution:



Note that in this case, there is no dependency from (Ry1) to (Wx1). This lack of dependency makes the execution possible. Thus, if the attacker sees an execution with (Wz1), they can conclude that SECRET is 1, which is an information flow attack.

This attack is not just an artifact of the model, since the same behavior can be exhibited by compiler optimizations. Consider the program fragment:

$$\begin{array}{l} \text{if } (y=0) \, \{ \, x \!\!:=\! 1 \, \} \\ \text{else if } (\mathsf{canRead}(\mathsf{SECRET})) \, \{ \, x \!\!:=\! \mathsf{SECRET} \, \} \\ \text{else } \{ \, x \!\!:=\! 1; z \!\!:=\! 1 \, \} \end{array}$$

In the case where SECRET is a constant 1, the compiler can inline it and lift the assignment to x out of the if statement:

$$x$$
:= 1; if $(y = 0)$ { } else if (canRead(SECRET)) { } else { z := 1 }

After these optimizations, a sequentially consistent execution exhibits (Wz1). We discuss the practicality of this attack further in $\S V$.

D. Dead store elimination

A common compiler optimization is *dead store elimination*, in which writes are omitted if they will be overwritten by a subsequent write later in the same thread. We can model eliminated writes by ones with an unsatisfiable precondition. For example, one execution of (x:=1;x:=2) || (r:=x) is:

Recall that for any satisfiable e, if e reads x from y then d is satisfiable. This means that, although we can eliminate (W x 1) we cannot eliminate (W x 2).

One heuristic that a compiler might adopt is to only eliminate writes that are guaranteed to be followed by another write to the same variable. This can be formalized by saying that a write event d is eliminable if there is a tautology $e \nmid d$

which writes to the same location. A model of dead store elimination is one where, in every pomset, every eliminable event is unsatisfiable. This model includes the example above.

Note that if dead store elimination is *always* performed, then there is an information flow attack similar to the one in §IV-C. Consider the program:

$$y := x \mid\mid x := 1;$$
 if (canRead(SECRET)) { if (SECRET) { $x := 2$ } } else { $x := 2$ }

In the case that SECRET is 0, there is an execution:

$$\begin{array}{c|c} \hline (\mathbf{R} \, x \, 1) \\ \hline \end{array} \begin{array}{c} \hline (\mathbf{W} \, x \, 1) \\ \hline \end{array} \begin{array}{c} \hline (\mathbf{W} \, x \, 1) \\ \hline \end{array} \begin{array}{c} \hline \end{array} \begin{array}{c} \phi \mid \mathbf{W} \, x \, 2 \\ \hline \end{array}$$

where ϕ is $(\neg canRead(SECRET))$, which is not a tautology, and so the (Wx1) event is not eliminated. In the case that SECRET is not 0, the matching execution is:

$$\mathbb{R} \times 2$$
 $\mathbb{W} \times 2$

Now the (Wx 2) event is a guaranteed write, so the (Wx 1) is eliminated, and so cannot be read. In the case that the attacker can rely on dead store elimination taking place, this is an information flow: if the attacker observes x to be 1, then they know SECRET is 0. We return to this attack in §V.


E. Transactions

We present a model of transactional memory [24] that is sufficient to capture PRIME+ABORT attacks [10]. We make several simplifying assumptions: transactions are serializable, strongly isolated, and only abort due to cache conflicts.

The action (Bv) represents the begin of a transaction with id v, and (Cv) represents the corresponding commit. We model a language in which transactions have explicit identifiers (which we elide in examples) and abort handlers (which we elide when they are empty):

$$\begin{split} & [\![\mathsf{begin} \, v ; C ; \mathsf{onabort} \, v \, \{ \, D \, \}]\!] \\ &= (\mathsf{B} \, v) \to \left([\![C]\!] \cup \left((\mathsf{false} \rhd [\![C]\!]) \parallel [\![D]\!] \right) \right) \\ & [\![\mathsf{commit} \, v ; D]\!] \\ &= (\mathsf{C} \, v) \to [\![D]\!] \end{aligned}$$

The semantics of a transaction has two cases: a committed case (executing only the transaction body) and an aborted case (executing both the body and the recovery code, where the body is marked unsatisfiable). For example, two executions of (begin; x:=1; x:=2; commit; onabort $\{y:=1\}$) are:




At top level, we require that pomsets be *serializable*, as defined below.

Definition IV.1. We say that event c matches b if $\lambda(c) = (C v)$ and $\lambda(b) = (B v)$. We say that begin event b begins e if $b \le e$ and there is no intervening matching commit; in this case e belongs to b. We say that commit event c commits e if $e \le c$ and there is no intervening matching begin.

Definition IV.2. A pomset is *serializable* if:

- 1) no two begins have the same id,
- 2) every commit follows the matching begin,
- 3) \leq totally orders tautological begins and commits,
- 4) if b begins e, but not d, and $d \le e$ then $d \le b$,
- 5) if c ends e, but not d, and $e \le d$ then $c \le d$,
- 6) if e and d belong to b and read the same location, then both read the same value, and
- 7) if e belongs to b, then e implies some matching c that ends e.

Conditions 1-5 ensure serializability of committed transactions. Conditions 4-6 also ensure strong isolation for non-transactional events [11]. Condition 7 ensures that all events in aborted transactions are unsatisfiable. For example Conditions 5 and 7 rule out executions (which violate strong isolation and atomicity):



In order to model PRIME+ABORT, we need a mechanism for modeling *why* a transaction aborts, as this can be used as a back channel. We model a simple form of concurrent transaction, which aborts when it encounters a memory conflict—this is similar to the treatment of touched in §IV-A.

Definition IV.3. A commit event c matching b aborts due to memory conflict if there is some e ended by c, and some tautologous $b \geqslant d \geqslant c$ that does not belong to b such that e and d touch the same location.

The attack requires an honest agent whose access pattern depends upon a secret. Such an honest agent is:

$$a[SECRET] := 1$$

Then the attacker program

begin;
$$a[1] := 0$$
; $r := \text{commit}$; onabort $\{x := 1\}$

can write 1 to x if the SECRET is 1, in which case the following execution is possible.



If the attacker knows that commits only abort due to memory conflicts, then this attack is an information flow, since the memory conflict only happens when the SECRET is 1.

The attacker code here must have write access to the high security variable a. Such a "write up" is allowed by secrecy analyses such as the Smith-Volpano type system [31], which is meant to guarantee noninterference.

If we require that the attacker and honest agent access disjoint locations in memory, then we must include a bit of microarchitecture to model the attack. Suppose that the set of locations \mathcal{X} is partitioned into *cache sets* and update Definition IV.3 so that the commit event aborts due to memory conflict if e and e touch locations in the same cache set.

PRIME+ABORT exploits an honest agent whose cache-set access pattern depends upon a secret. If a[0] and a[1] belong to separate cache sets, then such an honest agent is, as before:

$$a[SECRET] := 1$$

The attack relies on discovery of some y which belongs to the cache-set of a[1]. Then the attack can be written as:

begin;
$$y := 0$$
; $r :=$ commit; onabort $\{x := 1\}$

As before, if the attacker knows that commits only abort due to memory conflicts, then there is an information flow, since the memory conflict only happens when the SECRET is 1.

This style of attack can be thwarted by requiring that the honest agent and attack code access disjoint cache sets. This approach is pursued in [20].

V. EXPERIMENTS

One theme of this paper is that optimizations not typically part of formal abstractions can result in information flow leaks. This is typified by the Spectre attack, which leverages speculative execution, a hardware optimization. §IV-C and §IV-D presented other attacks along the same line, which leverage compiler optimizations. These attacks also, unlike Spectre, do not rely on timing side channels, or indeed timers of any kind, bypassing many common Spectre mitigations [22, 34].

In this section we present implementations of the attacks described in §IV-C and §IV-D, in both cases exploiting compiler optimizations to construct an information flow attack. We demonstrate the efficacy of our proof-of-concept attacks against the clang and gcc C compilers. All of our experiments are performed on a Debian 9 machine with an Intel i7-6500U processor and 8 GB RAM; we test against gcc 6.3.0 and clang 3.8.

A. Attacker model

As explained in Section IV, our model expresses a variety of attacks with differing attacker models. The Spectre (§IV-A) and PRIME+ABORT (§IV-E) attacks exploit optimizations in hardware, and so can be mounted against a dynamic SECRET. Our model captures this appropriately. In contrast, the attacks from §IV-C and §IV-D leverage compiler optimizations and require the SECRETto be known to the compiler, for example a static SECRETor a JIT compiler. As our experimental section is devoted to these latter (novel) attacks, we discuss the attacker model for these attacks in more detail.

In the attacker model for the compiler-optimization attacks, we assume that there is a SECRET hardcoded into an application; for instance, SECRET may be an API key. This SECRET is known at compile time, but may not be accessed except behind a security check. Since the attacker is running with low security privileges, the security check always fails, so the attacker can only access the SECRET in dead code. The attacker's goal is to learn the value of the SECRET.

As a running hypothetical example, suppose there is a library that contains a hardcoded SECRET:

```
static const uint SECRET = 0x1234;
static volatile bool canReadSecret = false;
```

The attacker is not allowed to write to canReadSecret or read from SECRET except after performing an if(canReadSecret) check.

This is not necessarily a realistic attacker model, since in most cases secrets are only known at run time rather than compile time, which means that the attacks presented in this section are more proof-of-concepts rather than immediately exploitable vulnerabilities. However, the mechanisms we use are novel and could potentially be applied in other contexts. For instance, many real-world contexts allow untrusted or third-party entities to write code in a scripting language which is then compiled alongside and integrated into a larger application, often using a just-in-time (JIT) compiler. JavaScript code from third-party websites running in a browser is a common example of this. Although we consider only attacks using C code against a C compiler, one could imagine a similar attack using JavaScript against browser JIT compilers, where the compiler may have access to interesting secrets such as the browser's cookie store, and may be able to optimize based on those secrets. We plan to explore JavaScript attacks of this type as future work.

B. Load-store reordering attack

We begin by examining the attack in §IV-C in more detail. We show that by exploiting compiler optimizations which perform load-store reordering, an attacker can learn the value of a compile-time SECRET despite only being allowed to use it inside dead code. We verified that this attack succeeds against gcc version 6.3.0.

The form of the attack presented in \S IV-C works in theory, but in practice, just because a compiler is *allowed* to perform a load-store reordering doesn't mean that it *will*. We found that gcc and clang chose to read y into a register first (before writing to x), regardless of the value of SECRET. However, using a similar program we were able to coax gcc to emit a different ordering of the read of y and the write of x depending on the value of a SECRET:

```
\begin{aligned} \text{var} \, x &:= 0; \, \text{var} \, y &:= 0; \\ y &:= x \mid\mid x &:= 1; \\ &\quad \text{if} \, (\text{canReadSecret}) \, \{ \, x &:= \, \text{SECRET} \, \} \\ &\quad \text{if} \, (y &> 0) \, \{ \, z &:= \, 0 \, \} \, \text{else} \, \{ \, z &:= \, 1 \, \} \end{aligned}
```

Figure 2 shows the assembly output of gcc on this program in the cases where SECRET is 0 and 1 respectively. In the

SECRET == 0	SECRET == 1
mov s(%rip), %eax mov \$1, x(%rip) test %eax, %eax je label1 mov \$0, x(%rip) label1: mov y(%rip), %eax test %eax, %eax sete %eax	mov s(%rip), %eax mov y(%rip), %eax mov \$1, x(%rip) test %eax, %eax sete %eax

Fig. 2. Simplified x86 assembly output from gcc for the main thread of the load-store reordering attack. In particular, note that the order between (mov 1, (mip)) and (mov (mip), meax) is different in the two cases. References to the canReadSecret variable have been shortened to s for the figure.

case that SECRET is 1, gcc removes the if statement entirely, and moves the read of y above the write of x. However, when SECRET is 0, the if statement must remain intact, and gcc does not move the read of y. This means that if SECRET is 1, the second thread will always read y == 0 and always assign z := 1. However, if SECRET is 0, it is possible that the first thread may observe x == 1 and write y := 1 in time for the second thread to observe y == 1 and thus assign z := 0. In this way, we leverage compiler load-store reordering to learn the value of a compile-time SECRET.

We extend this attack to leak a secret consisting of an arbitrary number N of bits. To do this, we compile N copies of the test function, each performing a boolean test on a single bit of SECRET. So that the bit value is constant at compile time, we must compile a separate function for each bit, rather than execute the same code repeatedly in a loop.

We make three additional tweaks to improve the reliability, so that the attacker can confidently infer the value of SECRET based on the observed value of z. First, rather than performing y:=x only once in the forwarding thread, we perform y:=x continuously in a loop. This maximizes the probability that, once x:=1 occurs in the main thread, y will be immediately assigned 1 by the forwarding thread and the main thread will be able to read y==1.

Second, we wish to lengthen the timing window between x:=1 and the read of y in the main thread (in the case where SECRET is 0 and the read of y remains below x:=1). However, we wish to do this in a way that does not block the reordering of the read of y upwards in the case where SECRET is 1. We do this by inserting many copies of the line

if (canReadSecret)
$$\{x := SECRET\}$$

instead of just one. In the case where SECRET is 0, this results in many reads of canReadSecret and many conditional jumps, which in practice creates a timing window for the forwarding thread to perform y:=x. However, in the case where SECRET is 1, all of these inserted lines can be removed just as a single copy could be. In practice, we found that inserting too many

Redundancy	Bandwidth (bits/s)	Bitwise Acc	Per-run Acc
1	3.14 million	90.89%	1.9%
2	1.56 million	96.04%	8.1%
3	1.04 million	98.09%	10.0%
4	783 thousand	98.98%	24.3%
5	626 thousand	99.71%	50.2%
7	447 thousand	99.91%	70.6%
10	314 thousand	99.991%	93.8%
15	208 thousand	99.994%	95.5%
20	157 thousand	99.9995%	99.2%
30	105 thousand	99.99995%	99.9%

Fig. 3. Performance results for the load-store reordering attack when leaking a 2048-bit secret. 'Redundancy' is the number of redundant runs performed for error correction; more redundant runs improves accuracy but reduces bandwidth. 'Bandwidth' is the number of bits leaked per second after accounting for any error correction. 'Bitwise Accuracy' is the percentage of bits that were correct, while 'Per-run Accuracy' is the percentage of full 2048-bit secrets that were correct in all bit positions.

copies of the line prevents gcc from reordering the read of y above the write to x as desired; inserting 30 copies was sufficient to create a timing window while still allowing the desired reordering.

Finally, we redundantly execute the entire attack several times, noting the value of z in each case. We note that if any of the redundant runs produces a value of z == 0 for a particular bit position, then we can be certain that the corresponding bit of SECRET must be 0, as it implies the read of y was not reordered upwards in that particular function. On the other hand, the more runs that produce a value of z == 1 for a particular bit position, the more certain we can be that the read of y was reordered above the x:= 1 assignment, and SECRET is 1.

Figure 3 gives the performance results for this attack against gcc version 6.3.0. The attack can sustain hundreds of thousands of bits per second leaked with near-perfect accuracy, or millions of bits per second with error rates of a few percent. This means that an attacker can leak a 2048-bit secret with near-perfect accuracy in under 10 ms. Note that this bandwidth assumes that all copies of the attack function are already compiled; the cost of compilation is not included here.

C. Dead store elimination attack

In this section we return to the attack in §IV-D based on dead store elimination. We show that in our attacker model (given in §V-A), the attacker is able to exploit dead store elimination to again learn the value of a compile-time SECRET despite only being allowed to use it inside dead code. This attack is even more efficient than the attack on load-store reordering, and further, we were able to demonstrate its effectiveness against both gcc and clang.

We start from the simple form of the attack presented in §IV-D, and extend it to leak a secret consisting of an arbitrary number of bits, in the same way that we extended the load-store reordering attack. We make three additional tweaks to improve the reliability so that the attacker can confidently infer the value of SECRET. Two of them follow exactly the same pattern as the reliability tweaks for the load-

Redundancy	Bandwidth (bits/s)	Bitwise Acc	Per-run Acc
1	1.19 million	99.991%	95.6%
2	597 thousand	99.99986%	99.7%
3	397 thousand	100.0%	100.0%

Fig. 4. Performance results for the dead store elimination attack on clang when leaking a 2048-bit secret. Terms are the same as defined in the caption for Figure 3.

Stall amount	10	100	500
Redundancy 1	2.54 million 98.15%	1.54 million 99.996%	584 thousand 99.998%
Redundancy 2	1.24 million 99.73%	774 thousand 100.0%	295 thousand 100.0%
Redundancy 3	841 thousand 99.94%	521 thousand 100.0%	201 thousand 100.0%
Redundancy 4	620 thousand 99.992%	387 thousand 100.0%	145 thousand 100.0%

Fig. 5. Performance results for the dead store elimination attack on gcc when leaking a 2048-bit secret. Rows give different values of 'redundancy' (as defined in previous figures), while columns give amounts of stall time immediately following the x:= 1 write (as measured in loop iterations). Each table cell gives the leak bandwidth in bits/sec, followed by the bitwise accuracy.

store reordering attack in V-B — continuously forwarding x to y in the forwarding thread, and running the entire attack multiple times. The remaining tweak is again motivated by increasing the timing window in which the forwarding can happen, but differs in some details from the implementation in V-B.

To increase the timing window, we insert additional timeconsuming computation immediately following the x=1 operation in the main thread. This increases the likelihood that the listening thread will be able to observe x == 1 (unless the x=1 write was eliminated). Inserting this computation should be done without interfering with the dead store elimination process itself, so that the compiler will continue to eliminate the x=1 write if and only if SECRET was 1. For gcc, we have a fair amount of freedom with the time-consuming computation — for instance, we can use an arbitrarily long loop. In fact, we can perform a further optimization by monitoring the value of the variable y (written to by the listening thread) and breaking out of the loop early if we see that the listening thread has already observed x == 1. However, with clang, we cannot use a loop at all — the time-consuming computation must be branch-free and, furthermore, must not consist of too many instructions. Nonetheless, we find that even with these restrictions, we are able to construct a reliable and fast attack against both clang and gcc.

Performance results for the dead store elimination attack against clang are given in Figure 4, and against gcc are given in Figure 5. Both attacks are faster than the load-store-reordering attack from §V-B when comparing settings which give the same accuracy. In particular, the attack on gcc can leak a 2048-bit cryptographic key with perfect accuracy (in our tests) in about 2 ms.

VI. CONCLUSIONS AND FUTURE WORK

In this paper, we have presented a model of speculative evaluation and shown that it captures non-trivial properties of speculations produced by hardware, compiler optimizations, and transactions. These properties include information flow attacks: in the case of hardware and transactions this is modeling known attacks [21, 10], but in the case of compiler optimizations the attacks are new, and were discovered as a direct result of developing the model. We have experimentally validated that the attacks can be carried out against gcc and clang, though only against secrets known at compile time.

We have tried where possible to abstract away from the micro-architectural details that enable attackers to exploit speculation, while still trying to capture the "essence" of Spectre. There are trade-offs with any such abstraction, as higher-level abstractions make program behavior easier to understand and reason about, but at the cost of ignoring potential attacks. One software developer's useful abstraction is another's ignoring the difficult issues.

As a concrete instance, one feature of Spectre we have glossed over is the ability of the attacker to influence speculation, for example by training the branch predictor or influencing the contents of caches. We expect that such attacker influence could be modelled using a mechanism similar to the speculation barriers of §IV-B, but under the control of the attacker rather than the honest agents.

The paper's primary focus is not weak memory, and the model of relaxed memory used in this paper is deliberately simplified, compared for example to C11 [6, 4]. Nonetheless, we believe that the model developed in the paper has promise as a semantics for relaxed memory. Our model appears to be the first in the literature that both validates all of the JMM causality test cases and also forbids thin air behavior; the most prominent existing models are either too permissive [25, 16, 18] or too conservative [17]. In separate work, we are exploring the usual properties of weak memory, such as comparisons with sequentially consistent models, optimization soundness, or compilation soundness. While our model of transactions shows the flexibility of our model, in this future work, we will include known features of hardware, including locks, fences, and read-modify-write instructions. This development is not core to the basic findings of this paper.

The design space for transactions is very rich [11]. We have only presented one design choice, and it remains to be seen how other design choices could be adopted. For example, we have chosen not to distinguish commits that are aborted due to transaction failure from commits which are aborted for other reasons, such as failed speculation.

In future work, it would be interesting to see if full-abstraction results for pomsets [29] can be extended to 3-valued pomsets.

One interesting feature of this model is that (in the language of [28]) it is a *per-candidate execution model*, in that the correctness of an execution only requires looking at that one execution, not at others. This is explicit in memory models

such as [16, 19] in which "alternative futures" are explored, in a style reminiscent of Abramsky's bisimulation as a testing equivalence [1]. Models of information flow are similar, in that they require comparing different runs to test for the presence of dependencies [9]. In contrast, the model presented here explicitly captures dependency in the pomset order, and models multiple runs by giving the semantics of if in terms of a concurrent semantics of both branches. In the parlance of information flow [3], the humble conditional suffices to construct a composition operator to detect information flow in the presence of speculation.

REFERENCES

- Samson Abramsky. Observation equivalence as a testing equivalence. *Theoretical Computer Science*, 53(2):225 241, 1987.
 ISSN 0304-3975. doi: https://doi.org/10.1016/0304-3975(87) 90065-X. URL http://www.sciencedirect.com/science/article/pii/030439758790065X.
- [2] Jade Alglave, Luc Maranget, and Michael Tautschnig. Herding cats: Modelling, simulation, testing, and data mining for weak memory. ACM Trans. Program. Lang. Syst., 36(2):7:1–7:74, July 2014. ISSN 0164-0925. doi: 10.1145/2627752. URL http://doi.acm.org/10.1145/2627752.
- [3] Gilles Barthe, Pedro R. D'Argenio, and Tamara Rezk. Secure information flow by self-composition. In *Proceedings of the* 17th IEEE Workshop on Computer Security Foundations, CSFW '04, pages 100–114, Washington, DC, USA, 2004. IEEE Computer Society. ISBN 0-7695-2169-X. doi: 10.1109/CSFW.2004. 17. URL https://doi.org/10.1109/CSFW.2004.17.
- [4] Mark Batty, Scott Owens, Susmit Sarkar, Peter Sewell, and Tjark Weber. Mathematizing C++ concurrency. In *Proceedings* of the 38th Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, POPL '11, pages 55– 66, New York, NY, USA, 2011. ACM. ISBN 978-1-4503-0490-0. doi: 10.1145/1926385.1926394. URL http://doi.acm.org/10. 1145/1926385.1926394.
- [5] Mark Batty, Kayvan Memarian, Kyndylan Nienhuis, Jean Pichon-Pharabod, and Peter Sewell. The problem of programming language concurrency semantics. In *Proc. European Symp.* on *Programming*, pages 283–307, 2015.
- [6] Hans-J. Boehm and Sarita V. Adve. Foundations of the c++ concurrency memory model. In *Proceedings of the 29th ACM SIGPLAN Conference on Programming Language Design and Implementation*, PLDI '08, pages 68–78, New York, NY, USA, 2008. ACM. ISBN 978-1-59593-860-2. doi: 10.1145/1375581. 1375591. URL http://doi.acm.org/10.1145/1375581.1375591.
- [7] S. D. Brookes, C. A. R. Hoare, and A. W. Roscoe. A theory of communicating sequential processes. *J. ACM*, 31(3):560– 599, June 1984. ISSN 0004-5411. doi: 10.1145/828.833. URL http://doi.acm.org/10.1145/828.833.
- [8] Andrew A. Chien. Computer architecture: Disruption from above. Commun. ACM, 61(9):5–5, August 2018. ISSN 0001-0782. doi: 10.1145/3243136. URL http://doi.acm.org/10.1145/ 3243136.
- [9] Michael R. Clarkson and Fred B. Schneider. Hyperproperties. J. Comput. Secur., 18(6):1157–1210, September 2010. ISSN 0926-227X. URL http://dl.acm.org/citation.cfm?id=1891823. 1891830.
- [10] Craig Disselkoen, David Kohlbrenner, Leo Porter, and Dean M. Tullsen. Prime+abort: A timer-free highprecision L3 cache attack using intel TSX. In Engin Kirda and Thomas Ristenpart, editors, 26th USENIX Security Symposium, USENIX Security 2017, Vancouver, BC, Canada, August 16-18, 2017., pages 51-67. USENIX As-

- sociation, 2017. URL https://www.usenix.org/conference/usenixsecurity17/technical-sessions/presentation/disselkoen.
- [11] Brijesh Dongol, Radha Jagadeesan, and James Riely. Transactions in relaxed memory architectures. *PACMPL*, 2(POPL): 18:1–18:29, 2018. doi: 10.1145/3158106. URL http://doi.acm.org/10.1145/3158106.
- [12] ECMA TC39. ECMAScript 2017 language specification. https://www.ecma-international.org/ecma-262/8.0/, 2017.
- [13] Andrew Ferraiuolo, Mark Zhao, Andrew C. Myers, and G. Edward Suh. Hyperflow: A processor architecture for non-malleable, timing-safe information-flow security. In 25th ACM Conf. on Computer and Communications Security (CCS), October 2018. URL http://www.cs.cornell.edu/andru/papers/hyperflow.
- [14] Jay L. Gischer. The equational theory of pomsets. *Theoretical Computer Science*, 61(2):199–224, 1988. ISSN 0304-3975. doi: 10.1016/0304-3975(88)90124-7. URL http://www.sciencedirect.com/science/article/pii/0304397588901247.
- [15] C. A. R. Hoare. An axiomatic basis for computer programming. Commun. ACM, 12(10):576–580, October 1969. ISSN 0001-0782. doi: 10.1145/363235.363259. URL http://doi.acm.org/ 10.1145/363235.363259.
- [16] Radha Jagadeesan, Corin Pitcher, and James Riely. Generative operational semantics for relaxed memory models. In *Proceedings of the 19th European Conference on Programming Languages and Systems*, ESOP'10, pages 307–326, Berlin, Heidelberg, 2010. Springer-Verlag. ISBN 3-642-11956-5, 978-3-642-11956-9. doi: 10.1007/978-3-642-11957-6_17. URL http://dx.doi.org/10.1007/978-3-642-11957-6_17.
- [17] A. Jeffrey and J. Riely. On thin air reads towards an event structures model of relaxed memory. In M. Grohe, E. Koskinen, and N. Shankar, editors, *Proceedings of the 31st Annual ACM/IEEE Symposium on Logic in Computer Science, LICS '16, New York, NY, USA, July 5-8, 2016*, pages 759–767. ACM, 2016. ISBN 978-1-4503-4391-6. doi: 10.1145/2933575.2934536. URL http://doi.acm.org/10.1145/2933575.2934536.
- [18] J. Kang, C.-K. Hur, O. Lahav, V. Vafeiadis, and D. Dreyer. A promising semantics for relaxed-memory concurrency. In Giuseppe Castagna and Andrew D. Gordon, editors, *Proceedings of the 44th ACM SIGPLAN Symposium on Principles of Programming Languages, POPL 2017, Paris, France, January 18-20, 2017*, pages 175–189. ACM, 2017. ISBN 978-1-4503-4660-3. doi: 10.1145/3009837. URL http://dl.acm.org/citation.cfm?id=3009850.
- [19] Jeehoon Kang, Chung-Kil Hur, Ori Lahav, Viktor Vafeiadis, and Derek Dreyer. A promising semantics for relaxed-memory concurrency. In *Proceedings of the 44th ACM SIGPLAN Symposium on Principles of Programming Languages*, POPL 2017, pages 175–189, New York, NY, USA, 2017. ACM. ISBN 978-1-4503-4660-3. doi: 10.1145/3009837.3009850. URL http://doi.acm.org/10.1145/3009837.3009850.
- [20] Vladimir Kiriansky, Ilia A. Lebedev, Saman P. Amarasinghe, Srinivas Devadas, and Joel Emer. DAWG: A defense against cache timing attacks in speculative execution processors. *IACR* Cryptology ePrint Archive, 2018:418, 2018. URL https://eprint. iacr.org/2018/418.
- [21] Paul Kocher, Jann Horn, Anders Fogh, Daniel Genkin, Daniel Gruss, Werner Haas, Mike Hamburg, Moritz Lipp, Stefan Mangard, Thomas Prescher, Michael Schwarz, and Yuval Yarom. Spectre attacks: Exploiting speculative execution. In 40th IEEE Symposium on Security and Privacy (S&P'19), 2019.
- [22] David Kohlbrenner and Hovav Shacham. Trusted browsers for uncertain times. In 25th USENIX Security Symposium (USENIX Security 16), pages 463–480, Austin, TX, 2016. USENIX Association. ISBN 978-1-931971-32-4. URL https://www.usenix.org/conference/usenixsecurity16/ technical-sessions/presentation/kohlbrenner.

- [23] Leslie Lamport. On interprocess communication. part I: basic formalism. *Distributed Computing*, 1(2):77–85, 1986. doi: 10. 1007/BF01786227. URL https://doi.org/10.1007/BF01786227.
- [24] Jim Larus and Ravi Rajwar. Transactional Memory (Synthesis Lectures on Computer Architecture). Morgan & Claypool Publishers, 2007. ISBN 1598291246.
- [25] Jeremy Manson, William Pugh, and Sarita V. Adve. The java memory model. SIGPLAN Not., 40(1):378–391, January 2005. ISSN 0362-1340. doi: 10.1145/1047659.1040336. URL http://doi.acm.org/10.1145/1047659.1040336.
- [26] Robin Milner. Communicating and Mobile Systems: The π-calculus. Cambridge University Press, New York, NY, USA, 1999. ISBN 0-521-65869-1.
- [27] Zdzisław Pawlak. Rough sets. International Journal of Computer & Information Sciences, 11(5):341–356, Oct 1982.
 ISSN 1573-7640. doi: 10.1007/BF01001956. URL https://doi.org/10.1007/BF01001956.
- [28] Jean Pichon-Pharabod and Peter Sewell. A concurrency semantics for relaxed atomics that permits optimisation and avoids thin-air executions. In *Proceedings of the 43rd Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages*, POPL '16, pages 622–633, New York, NY, USA, 2016. ACM. ISBN 978-1-4503-3549-2. doi: 10.1145/2837614. 2837616. URL http://doi.acm.org/10.1145/2837614.2837616.
- [29] Gordon Plotkin and Vaughan Pratt. Teams can see pomsets (preliminary version). In *Proceedings of the DIMACS Workshop* on Partial Order Methods in Verification, POMIV '96, pages 117–128, New York, NY, USA, 1997. AMS Press, Inc. ISBN 0-8218-0579-7. URL http://dl.acm.org/citation.cfm?id=266557. 266600.
- [30] W. Pugh. Causality test cases. http://www.cs.umd.edu/~pugh/ java/memoryModel/CausalityTestCases.html, 2004.
- [31] Geoffrey Smith and Dennis Volpano. Secure information flow in a multi-threaded imperative language. In *Proceedings of* the 25th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, POPL '98, pages 355–364, New York, NY, USA, 1998. ACM. ISBN 0-89791-979-3. doi: 10. 1145/268946.268975. URL http://doi.acm.org/10.1145/268946. 268075
- [32] Alasdair Urquhart. Many-valued Logic, pages 71–116. Springer Netherlands, Dordrecht, 1986. ISBN 978-94-009-5203-4. doi: 10.1007/978-94-009-5203-4_2. URL https://doi.org/10.1007/ 978-94-009-5203-4_2.
- [33] Jaroslav Ševčík. Program Transformations in Weak Memory Models. PhD thesis, Laboratory for Foundations of Computer Science, University of Edinburgh, 2008.
- [34] Luke Wagner. Mitigations landing for a new class of timing attack. https://blog.mozilla.org/security/2018/01/03/mitigations-landing-new-class-timing-attack/, 2018.
- [35] Danfeng Zhang, Aslan Askarov, and Andrew C. Myers. Language-based control and mitigation of timing channels. SIGPLAN Not., 47(6):99–110, June 2012. ISSN 0362-1340. doi: 10.1145/2345156.2254078. URL http://doi.acm.org/10.1145/ 2345156.2254078.

APPENDIX

A. Operations on sets of pomsets

Here we give the formal definitions for the operations described at the beginning of §III.

In order to model speculation barriers in §IV-B, we partition the actions into *mergeable* and *unmergeable*.

In transactional memory, begin and commit actions are memory fences: that is, they are a barrier to reordering memory accesses. To capture this (and other memory barriers), we identify sets Rel and Acq $\subseteq A$. For transactions, we have $(B v) \in Acq$ for begins, $(C v) \in Rel$ for commits. We say that a is a release if $a \in Rel$ and a is an acquire if $a \in Acq$.

Definition A.1. Let $a \to \mathcal{P}$ be the set \mathcal{P}' where $P' \in \mathcal{P}'$ whenever there is $P \in \mathcal{P}$ such that:

- $E' = E \cup \{c\},\$
- if $d \le e$ then $d \le' e$,
- if $d \leqslant e$ then $d \leqslant' e$,
- if $c \in E$ then c is mergeable,
- $\lambda'(c) = (\phi, a)$, and
- if $\lambda(e) = (\psi \mid b)$ then $\lambda'(e) = (\psi' \mid b)$, where:
 - c < e' whenever a is an acquire or b is a release,
 - if a is an acquire then ψ is independent of every y,
 - if a and b both touch the same location and one is a write, then $c \geqslant' e$, and

```
if a reads v from x and c <' e
                        [DEPENDENT READ]
                  \psi[v/x] and \psi
                   if a reads v from x
[INDEPENDENT READ]
- \psi' implies
```

The first constraint ensures that events are ordered before a release and after an acquire. The second constraint ensures that thread-local reads do not cross acquire fences.

The tricky parts of the definition are the named cases, which place requirements on read dependencies. If a reads v from x, we have to decide whether e depends on c for some e with old precondition ψ and new precondition ψ' . The first case [DEPENDENT READ] is that the dependency exists, in which case ψ' just has to imply $\psi[v/x]$. The more interesting case is [INDEPENDENT READ], in which case ψ' has to imply $\psi[v/x]$ and ψ . This corresponds to a case where e can be performed with or without c. In particular, if ψ is independent of x then we can pick ψ' to be ψ , and the independent read case will

Definition A.2. Let $P_0 \in (\mathcal{P}_1 \parallel \mathcal{P}_2)$ whenever there are $P_1 \in$ \mathcal{P}_1 and $P_2 \in \mathcal{P}_2$ such that:

- $E_0 = E_1 \cup E_2$,
- if $e \leq_1 d$ or $e \leq_2 d$ then $e \leq_0 d$,
- if $e \not<_1 d$ or $e \not<_2 d$ then $e \not<_0 d$,
- if $e \in E_1 \cap E_2$ then e is mergeable,
- if $\lambda_0(e) = (\phi_0 \mid a)$ then either:
 - $\lambda_1(e) = (\phi_1 \mid a)$ and $\lambda_2(e) = (\phi_2 \mid a)$ and ϕ_0 implies $\phi_1 \vee \phi_2$,

 - $\lambda_1(e) = (\phi_1 \mid a)$ and $e \notin E_2$ and ϕ_0 implies ϕ_1 , or $\lambda_2(e) = (\phi_2 \mid a)$ and $e \notin E_1$ and ϕ_0 implies ϕ_2 .

Definition A.3. Let $\mathcal{P}[M/x]$ be the set \mathcal{P}' where $P' \in \mathcal{P}'$ whenever there is $P \in \mathcal{P}$ such that:

- E' = E,
- if $d \le e$ then $d \le' e$, and

- if $d \leqslant e$ then $d \leqslant' e$, and
- if $\lambda(e) = (\psi \mid a)$ then $\lambda'(e) = (\psi[M/x] \mid a)$.

and similarly for $\mathcal{P}[x/r]$.


Definition A.4. Let $(\phi \triangleright \mathcal{P})$ be the subset of \mathcal{P} such that $P \in \mathcal{P}$ whenever:

• if $\lambda(e) = (\psi \mid a)$ then ϕ implies ψ .


Definition A.5. A 3-valued pomset is x-closed if, for every $e \in E$:

- e is independent of x, and
- if e reads from x, then there is a d such that e can read x from d.

The definitions as they stand allow cycles in weak edges. This is necessary for examples such as (x=y-1; x = 1 || y = x - 1; y = 1) which has execution:



However, in order to model release/acquire fencing in transactions, we need to ban executions such as:




The problem here is the weak cycle between (Wx0) and (Wx1), which according to Definition II.3, allows both (Rx0) and (Rx1), even though one of them must be a stale value. This can be addressed by requiring $\not \in$ to form a perlocation partial order. This is a form of partial coherence, and can be strengthened to total coherence by requiring $\not <$ to be a per-location total order.

Definition A.6. A 3-valued pomset is *partially* (resp. *totally*) x-coherent if, when restricted to events which touch x, \leqslant forms a partial (resp. total) order.

Definition A.7. Let $(\nu x \cdot \mathcal{P})$ be the subset of \mathcal{P} such that $P \in \mathcal{P}$ whenever P is x-closed and partially x-coherent.

B. Blockers


Recall the preliminary definition of reads-from in §II-B, which defined an x-blocker to be and event c that writes to xsuch that d < c < e. Were we to adopt this definition, then concurrent threads could turn events that were not x-blockers into an x-blocker, even if the new thread does not mention x. To see this, consider the program $(x:=1; y:=x || x:=z+1; y:=x || if (z=2) \{ r:=x \})$ with execution:



and the program (z := y; z := y) with execution:




If these are placed in parallel, then a possible execution is:




and now the (Wx2) event is an x-blocker, so (Rx1) cannot read from (Wx1).

In the final definition of reads-from in §II-B we ruled out x-blockers by requiring that any event c that writes to x has either $d \leqslant c$ or $c \leqslant e$. With this definition, in order for $(\mathsf{R}\,x\,1)$ to read from $(\mathsf{W}\,x\,1)$, we either need $(\mathsf{W}\,x\,1) \leqslant (\mathsf{W}\,x\,2)$ or $(\mathsf{W}\,x\,2) \leqslant (\mathsf{R}\,x\,1)$, for example:



then putting this in parallel as before results in:



but this is *not* a valid 3-valued pomset, since (Wx2) < (Rx1) but also $(Wx2) \not < (Rx1)$, which is a contradiction.

C. Release/acquire synchronization

We can develop a simple model of release/acquire synchronization using the following actions:


- (Rel xv), a release action that writes v to x, and
- (Acq x v), an acquire action that reads v from x.

The semantics of programs with releasing write and acquiring read are similar to regular write and read, with $\operatorname{Rel} x v$ replacing $\operatorname{W} x v$ and $\operatorname{Acq} x v$ replacing $\operatorname{R} x v$:


To see the need for the first constraint on prefixing, consider the program:

$$var x := 0$$
; $var f := 0$; $(x := 1; rel f := 1 || acq r := f; s := x)$


This has an execution:



but not:



since $(Wx0) \geqslant (Wx1) < (Rx0)$, so this pomset does not satisfy the requirements to be x-closed. If we replace the release with a plain write, then the outcome (Acq f1) and (Rx0) is possible:



since no order is required between (Wx1) and (Wf1). Symmetrically, if we replace the acquire of the original program with a plain read, then the outcome (Rf1) and (Rx0) is possible.

D. Causality test cases

Pugh [30] developed a set of twenty causality test cases in the process of revising the Java Memory Model (JMM) [25]. Using hand calculation, we have confirmed that our model gives the desired result for all twenty cases, unrolling loops as necessary. Our model also gives the desired results for all of the examples in Batty et al. [5, §4] and all but one in Ševčík [33, §5.3]: redundant-write-after-read-elimination fails for any sensible non-coherent semantics. Our model agrees with the JMM on the "surprising and controversial behaviors" of Manson et al. [25, §8], and thus fails to validate thread inlining.


In this section, we discuss three of the causality test cases and the thread inlining from [25]. In presenting the examples, we unroll loops, correct typos and simplify the code.

1) Causality test case 8: Test case 8 asks whether:

$$var x := 0$$
; $var y := 0$; (if $(x < 2) \{ y := 1 \} || x := y$)

may read 1 for both x and y. This behavior is allowed, since "interthread analysis could determine that x and y are always either 0 or 1." This breaks the dependency between the read of x and the write to y in the first thread, allowing the write to be moved earlier.

The semantics of TC8 includes



Where we require (Wx0) < (Rx1) but not (Rx1) < (Wy1). To see why this execution exists, consider the left thread with syntax sugar removed:

$$r := x$$
; if $(r < 2) \{ y := 1 \}$

[if (r < 2) { y := 1 }] includes $(r < 2 \mid \mathsf{W} y \, 1)$. Thus, by Figure 1, $[r := x; \mathsf{if} \, (r < 2) \, \{ \, y := 1 \, \}]$ includes $(\mathsf{R} \, x \, 1) \to (r < 2 \mid \mathsf{W} \, y \, 1)[x/r]$ which simplifies to $(\mathsf{R} \, x \, 1) \to (x < 2 \mid \mathsf{W} \, y \, 1)$, which, by Definition A.1, includes:

$$Rx1$$
 $x < 2 | Wy1$

Here we have used the [NON-ORDERING READ] clause of Definition A.1: " ψ' implies $\psi[v/x] \wedge \psi$, if a reads v from x," where $a=(\mathsf{R}\,x\,1),\,\psi=\psi'=(x<2).$ We can use this case since x<2 implies $1<2\wedge x<2$.

Prefixing with (Wx0) allows us to discharge the assumption x < 2, arriving at:

$$(\mathsf{W} \, x \, 0) \longrightarrow (\mathsf{R} \, x \, 1) \quad (\mathsf{W} \, y \, 1)$$


Here we have used the [ORDERING READ] clause of A.1: " ψ' implies $\psi[v/x]$, if a reads v from x and c <' e," where $a = (\mathsf{W}\,x\,0), \ \psi = (x < 2)$ and $\psi' = \mathsf{true}$. As long as require $(\mathsf{W}\,x\,0) < (\mathsf{R}\,x\,1)$, we can use this case since true implies 0 < 2.

2) Causality test case 9: Test case 9 asks whether:

$$\text{var } x := 0; \text{ var } y := 0; (\text{if } (x < 2) \{ y := 1 \} || x := y || y := 2;)$$

may read 1 for both x and y. This behavior is also allowed. This is "similar to test case 8, except that x is not always 0 or 1. However, a compiler might determine that the read of x by thread 1 will never see the write by thread 3 (perhaps because thread 3 will be scheduled after thread 1)"

Reasoning as for test case 8, the semantics of test case 9 includes:



Thus, with respect to the introduction of new threads, our model appears to be more robust than the event structures semantics of [17], which fails on this test case.

3) Causality test case 14: Test case 14 asks whether:


$$\begin{aligned} \text{var}\, a &:= 0; \text{var}\, b := 0; \\ & (\text{if}\, (a)\, \{\, b := 1\, \}\, \text{else}\, \{\, y := 1\, \}\, || \\ & \text{while}\, (y+b==0)\, \{\, \text{skip}\, \}\,\, a := 1) \end{aligned}$$

may read 1 for a and b, yet 0 for y. Here a and b are regular variables and y is volatile, which is equivalent to release/acquire in this example. This behavior is also disallowed, since "in all sequentially consistent executions, [the read of a gets 0] and the program is correctly synchronized. Since the program is correctly synchronized in all SC executions, no non-SC behaviors are allowed."

Unrolling the loop once, we have:

$$\begin{split} \operatorname{var} a &:= 0; \operatorname{var} b := 0; \operatorname{var} y := 0; \\ & (\operatorname{if}(a) \Set{b := 1} \operatorname{else} \Set{y := 1} || \\ & \operatorname{if}(y \lor b) \Set{a := 1}) \end{split}$$

We argue that any execution with (Ra1), (Rb1), and (Ry0) must be cyclic. The closure requirements require that (Wa1) < (Ra1) and (Rb1) < (Rb1). Ignoring initialization, least ordered execution that includes all of these actions is:



where the read of a is ordering for (W b 1) but not (W y 1), and the read of b is ordering for (W a 1) but the read of y is not. (W y 1) is crossed out, since its precondition must imply $(\neg a)[1/a]$, which is equivalent to false. To avoid order from (R y 0) to (W a 1), we have strengthened the predicate on (W a 1) from $(y \lor b)$ to $(y = 0 \land b = 1)$. Note that we cannot use this trick symmetrically to remove the order from (R b 1) to (W a 1), since b = 1 does not follow from the initialization of b.

4) Thread inlining: One property one could ask of a model of shared memory is thread inlining: any execution of [P;Q] is an execution of [P|Q]. This is *not* a goal of our model, and indeed is not satisfied, due to the different semantics of concurrent and sequential memory accesses. We demonstrate this by considering an example from the Java Memory Model [25], which shows that Java does not satisfy thread inlining either.

The lack of thread inlining is related to the different dependency relations introduced by sequential and concurrent access. Recall from §III-A that the program (x := 0; y := x+1;) has execution:

but that (x := 1; || y := x+1;) has:
$$\overbrace{ \text{W}\,x\,1 } \longrightarrow \overbrace{ \text{R}\,x\,1 } \longrightarrow \overbrace{ \text{W}\,y\,2 }$$


 $\mathbf{W} x 0$

That is, in the sequential case there is no dependency from the write of x to the write of y, but in the concurrent case there is such a dependency.

This can be used to construct a counter-example to thread inlining, based on [25, Ex 11]:

$$x := 0$$
; if $(x == 1) \{ z := 1; \}$ else $\{ x := 1; \} || y := x; || x := y;$


This has no execution containing (Wz1). Any attempt to build such an execution results in a cycle:



Inlining the thread (y := x) gives [25, Ex 12]:

$$x := 0$$
; if $(x == 1) \{ z := 1; \}$ else $\{ x := 1; \} y := x; || x := y; \}$

with execution:



To see why this execution exists, consider the program fragment:

if
$$(x == 1) \{ z := 1; \}$$
 else $\{ x := 1; \}$ y $:= x;$

Removing the syntax sugar, this is:

Now, $[z := 1; r_2 := x; y := r_2; skip]$ includes pomset:

$$rac{r_1 = 1 \mid Wz1}$$
 $rac{r_1 = x = 1 \mid Wy1}$

and $[x := 1; r_3 := x; y := r_3; skip]$ includes pomset:

$$rac{r_1 \neq 1 \mid \mathsf{W} \, x \, 1}{r_1 \neq 1 \mid \mathsf{W} \, y \, 1}$$

so $[\inf(r_1 = 1) \{ z := 1; r_2 := x; y := r_2; \text{skip} \} \text{ else} \{ x := 1; r_3 := x; y := r_3; \text{skip} \}]$ includes:


$$rac{r_1 = 1 \mid Wz1}$$
 $rac{r_1 \neq 1 \mid Wx1}$ $rac{r_1 \neq 1 \mid Wx1}$

which means $[if(r_1 = 1) \{z := 1; r_2 := x; y := r_2; skip \} else \{x := 1; r_3 := x; y := r_3; skip \}][x/r_1]$ includes:

Now $(x = x = 1) \lor (x \ne 1)$ is a tautology, so this is just:

$$x = 1 \mid \mathsf{W} z 1$$
 $x \neq 1 \mid \mathsf{W} x 1$ $\mathsf{W} y 1$

and so $[r_1:=x; if(r_1=1) \{z:=1; r_2:=x; y:=r_2; skip\}]$ else $\{x:=1; r_3:=x; y:=r_3; skip\}]$ includes:



which simplifies to:

$$(Rx1) \rightarrow (Wz1)$$
 $(Wy1)$

as required. The rest of the example is straightforward, and shows that our semantics agrees with the JMM in not supporting thread inlining.