Skip to content
View chiggs's full-sized avatar
Block or Report

Block or report chiggs

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. oc_jpegencode oc_jpegencode Public

    Fork of OpenCores jpegencode with Cocotb testbench

    Verilog 42 10

  2. UVM UVM Public

    Mirror of the Universal Verification Methodology from sourceforge

    SystemVerilog 31 12

  3. mdx_wavedrom mdx_wavedrom Public

    Python Markdown extension for inserting wavedrom waveform diagrams into markdown output

    Python 5 1

  4. hidden_wires hidden_wires Public

    Proof-of-concept: Use static variables inside SystemVerilog functions to communicate between modules

    Tcl 4 1

  5. alt.hdl alt.hdl Public

    Forked from cfelton/alt.hdl

    Exploration of alternative hardware description languages

    Python 2

  6. reduct reduct Public

    Reduce a toolchain to the bare minimum set of files required

    Python 2