

Brought to you by



Languages &
Libraries

Testbench + Design

SystemVerilog/Verilog

UVM / OVM

None

Other Libraries

None
OVL 2.8.1
SVUnit 2.11

- ☐ Enable TL-Verilog
☐ Enable Easier UVM
☐ Enable VUnit

Tools & Simulators

Icarus Verilog 0.9.8

Compile Options

-Wall

Run Options

Run Options

- ☒ Open EPWave after run
☐ Download files after run

Examples

Community



testbench.sv



```
1 // Code your testbench here
2 // or browse Examples
3 module jkff_test;
4 reg j,k, clk,reset;
5 wire q;
6
7 jk_ff ob(.j(j),.k(k),.clk(clk),.reset(reset),.q(q)) ;
8
9 initial begin
10     clk= 0;
11     forever #5 clk =~clk;
12 end
13 initial begin
14     $dumpfile("test.vcd");
15     $dumpvars(1);
16
17     reset=1;
18     j= 1; k= 1;
19     #5 reset =0;
20     repeat(10) @(negedge clk) begin
21         $display("j=%0h,k=%0h,q=%0h",j,k,q);
22         j = $random;
23         k = $random;
24     end
```

SV/Verilog Testbench

design.sv



```
1 // Code your design here
2 module jk_ff ( input j,input k,input clk,input reset ,output q);
3     reg q;
4
5     always @ (posedge clk )
6     begin
7         if(reset == 1)
8             q <= 1'b0;
9         else if (j==0 && k==0)
10             q <= q;
11         else if (j==1 && k==0)
12             q <= 1'b1;
13         else if (j==0 && k==1)
14             q <= 1'b0;
15         else
16             q <= ~q;
17         end
18     endmodule
```

SV/Verilog Design

Log

Share

VCD info: dumpfile test.vcd opened for output.

j=1,k=1,q=x
j=0,k=1,q=0
j=1,k=1,q=1
j=1,k=1,q=0
j=1,k=0,q=1
j=1,k=1,q=0
j=0,k=1,q=0
j=1,k=0,q=1
j=1,k=0,q=1
j=1,k=0,q=1
j=1,k=0,q=1

Finding VCD file...

From: 0s To: 250s

Get Signals Radix 100%



Note: To revert to EPWave opening in a new browser window, set that option on your user page.

Brought to you by



Languages & Libraries

Testbench + Design

VHDL

Libraries

None

OVL 2.8.1

OSVVM

Top entity

testbench

☐ Enable VUnit

Tools & Simulators

Aldec Riviera Pro 2020.04

Compile Options

testbench.vhd

```
1 -- Testbench for OR gate
2 library IEEE;
3 use IEEE.std_logic_1164.all;
4
5 entity testbench is
6 -- empty
7 end testbench;
8
9 architecture tb of testbench is
10
11
12 component or_gate is
13 port(
14     a: in std_logic;
15     b: in std_logic;
16     q: out std_logic);
17 end component;
18
19 signal a_in, b_in, q_out: std_logic;
20
21 begin
22
23
24     DUT: or_gate port map(a_in, b_in, q_out);
```

design.vhd

```
1 -- Simple OR gate design
2 library IEEE;
3 use IEEE.std_logic_1164.all;
4
5 entity or_gate is
6 port(
7     a: in std_logic;
8     b: in std_logic;
9     q: out std_logic);
10 end or_gate;
11
12 architecture rtl of or_gate is
13 begin
14     process(a, b) is
15     begin
16         q <= a or b;
17     end process;
18 end rtl;
19
```

VHDL Design

Brought to you by
DOULOSLanguages &
Libraries

Testbench + Design

VHDL

Libraries

None

OVL 2.8.1

OSVVM

Top entity

testbench

☐ Enable VUnit

Tools & Simulators

Aldec Riviera Pro 2020 04

Compile Options

-2008

Run Options

Run Options

Run Time: 10 ms

☐ Use `run.do` Tcl file☐ Use `run.bash` shell script☒ Open EPWave after run☐ Download files after run

Examples

Community

testbench.vhd

```
--  
35 wait for 1 ns;  
36 assert(q_out='1') report "Fail 0/1" severity error;  
37  
38 a_in <= '1';  
39 b_in <= 'x';  
40 wait for 1 ns;  
41 assert(q_out='1') report "Fail 1/X" severity error;  
42  
43 a_in <= '1';  
44 b_in <= '1';  
45 wait for 1 ns;  
46 assert(q_out='1') report "Fail 1/1" severity error;  
47  
48 -- Clear inputs  
49 a_in <= '0';  
50 b_in <= '0';  
51  
52 assert false report "Test done." severity note;  
53 wait;  
54 end process;  
55 end tb;  
56
```

design.vhd

```
1 -- Simple OR gate design  
2 library IEEE;  
3 use IEEE.std_logic_1164.all;  
4  
5 entity or_gate is  
6 port(  
7   a: in std_logic;  
8   b: in std_logic;  
9   q: out std_logic);  
10 end or_gate;  
11  
12 architecture rtl of or_gate is  
13 begin  
14   process(a, b) is  
15   begin  
16     q <= a or b;  
17   end process;  
18 end rtl;  
19
```

VHDL Design

Log

Share

```
[2022-04-15 14:55:05 UTC] vlib work && vcom -2008 design.vhd testbench.vhd && vsim -c -do "vsim testbench; run -all; exit"  
VSIMS: Configuration file changed: "/home/runner/library.cfg"  
ALIB: Library "work" attached.  
work = /home/runner/work/work.lib  
Aldec, Inc. VHDL Compiler, build 2020.04.130  
VLM Initialized with path: "/home/runner/library.cfg".  
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."  
COMP96 File: design.vhd  
COMP96 Compile Entity "or_gate"  
COMP96 Compile Architecture "rtl" of Entity "or_gate"  
COMP96 File: testbench.vhd  
COMP96 Compile Entity "testbench"
```

COMP96 Compile Entity "testbench"

COMP96 Compile Architecture "tb" of Entity "testbench"

COMP96 Compile success 0 Errors 0 Warnings Analysis time : 30.0 [ms]

dmesg: read kernel buffer failed: Operation not permitted

dmesg: read kernel buffer failed: Operation not permitted

Aldec, Inc. Riviera-PRO version 2020.04.130.7729 built for Linux64 on June 10, 2020.

HDL, SystemC, and Assertions simulator, debugger, and design environment.

(c) 1999-2020 Aldec, Inc. All rights reserved.


ELBREAD: Elaboration process.

ELBREAD: Elaboration time 0.0 [s].

KERNEL: Main thread initiated.

KERNEL: Kernel process initialization phase.

```
# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.  
# ELAB2: Elaboration final pass complete - time: 0.0 [s].  
# KERNEL: Warning: You are using the Riviera-PRO EDU Edition. The performance of simulation is reduced.  
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.  
# KERNEL: Kernel process initialization done.  
# Allocation: Simulator allocated 5400 kB (elbread=427 elab2=4829 kernel=142 sdf=0)  
# KERNEL: ASDB file was created in location /home/runner/dataset.asdb  
# EXECUTION:: NOTE : Test done.  
# EXECUTION:: Time: 4 ns, Iteration: 0, Instance: /testbench, Process: line__26.  
# KERNEL: Simulation has finished. There are no more test vectors to simulate.  
# VSIM: Simulation has finished.
```



Note: To revert to EPWave opening in a new browser window, set that option on your user page

EDAplayground

RunCopy

If this page reloads when you click "Run" please read this.

PlaygroundsProfile

Brought to you by

DOULOS

Languages & Libraries

Testbench + Design

VHDL

Libraries

None

OVL 2.0.1

OSVVM

Top entity

testbench

Enable VUnit

Tools & Simulators

Aldec Riviera Pro 2020.04

Compile Options

```
testbench.vhd
24 DUT: or_gate port map(a_in, b_in, q_out);
25
26 process
27 begin
28     a_in <= '0';
29     b_in <= '0';
30     wait for 1 ns;
31     assert(q_out='0') report "Fail 0/0" severity error;
32
33     a_in <= '0';
34     b_in <= '1';
35     wait for 1 ns;
36     assert(q_out='1') report "Fail 0/1" severity error;
37
38     a_in <= '1';
39     b_in <= 'X';
40     wait for 1 ns;
41     assert(q_out='1') report "Fail 1/X" severity error;
42
43     a_in <= '1';
44     b_in <= '1';
45     wait for 1 ns;
46     assert(q_out='1') report "Fail 1/1" severity error;
```

```
design.vhd
1 -- Simple OR gate design
2 library IEEE;
3 use IEEE.std_logic_1164.all;
4
5 entity or_gate is
6 port(
7     a: in std_logic;
8     b: in std_logic;
9     q: out std_logic);
10 end or_gate;
11
12 architecture rtl of or_gate is
13 begin
14     process(a, b) is
15     begin
16         q <= a or b;
17     end process;
18 end rtl;
```

VHDL Design