Rethinking Code Generation in Compilers

Christian Schulte KTH & SICS






Compilation




- Front-end: depends on source programming language
 - changes infrequently
- Optimizer: independent optimizations
 - changes infrequently
- Back-end: depends on processor architecture
 - changes often: new architectures, new features, ...

Building a Compiler



- Infrequent changes: front-end & optimizer
 - reuse state-of-the-art: LLVM, for example

Building a Compiler



- Infrequent changes: front-end & optimizer
 - reuse state-of-the-art: LLVM, for example
- Frequent changes: back-end
 - use flexible approach: Unison (this project)

instruction selection



- Code generation organized into stages
 - instruction selection,

register allocation

 $x \rightarrow register r0$

y → memory (spill to stack)

...

- Code generation organized into stages
 - instruction selection, register allocation,

instruction scheduling


$$x = y + z;$$

...
 $u = v - w;$
 $u = v - w;$
 $x = y + z;$

- Code generation organized into stages
 - instruction selection, register allocation, instruction scheduling



- Code generation organized into stages
 - instruction selection, register allocation, instruction scheduling
 - stages are interdependent: no optimal order possible



- Code generation organized into stages
 - instruction selection, register allocation, instruction scheduling
 - stages are interdependent: no optimal order possible



- Code generation organized into stages
 - instruction selection, register allocation, instruction scheduling
 - stages are interdependent: no optimal order possible
- Stages use heuristic algorithms
 - for hard combinatorial problems
 - assumption: optimal solutions not possible anyway
 - difficult to take advantage of processor features
 - error-prone when adapting to change



- Code generation organized into stages
 - instruction selection, register allocation, instruction scheduling
 - stages are interdepement: no optimal order possible
- Stages use simple algorith
 - for hard combinato
 - assumption: optimal
 - difficult to take advantage
 - error-prone when adapting to change

make development

complex

Rethinking: Unison Idea

- No more staging and heuristic algorithms!
 - many assumptions are several decades old...
- Use state-of-the-art technology for solving combinatorial optimization problems: constraint programming
 - tremendous progress in last two decades...
- Generate and solve single model
 - captures all code generation tasks in unison
 - high-level of abstraction: based on processor description
 - flexible: ideally, just change processor description
 - potentially optimal: tradeoff between decisions accurately reflected


Constraint Programming

- Model problem
 - variables and possible values
 - constraints
 - objective function

- problem parameters
- legal value combinations
- solution cost or quality
- Modeling: turn problem into constraint model
 - high-level of abstraction
 - expressive and array of advanced modeling techniques available
- Solving: find solution to constraint model
 - constraint propagation
 - heuristic search


- remove infeasible values
- simplify problem

Unison



- Generate constraint model
 - based on input program and processor description
 - constraints for all code generation tasks
 - generate but not solve: simpler and more expressive

Unison



- Off-the-shelf constraint solver solves constraint model
 - solution is assembly program
 - optimization takes inter-dependencies into account

- Advanced and novel models
 - register allocation
 - instruction scheduling
- First attempts
 - instruction selection
- Register allocation
 - several register banks (generalizing spilling to memory)
 - unifying coalescing and spilling
 - register packing
- Instruction scheduling
 - full latency-based scheduling (including delay slots)
 - instruction bundling

- Advanced and novel models
 - register allocation
 - instruction scheduling
- First attempts
 - instruction selection
- Register allocation
 - several register banks
 - unifying coalescing and spilling
 - register packing
- Instruction scheduling
 - full latency-based scheduling (including delay slots)
 - instruction bundling



- Processor: simple RISC architecture (MIPS 32 bit)
 - compared to LLVM (state-of-the-art)
- Benchmark: bzip2 (efficient compression tool)
 - part of SPECint 2006 benchmark suite
- Code quality: on par
- Robustness: scales to large functions (some 10³ instructions)
 - use optimality preserving model decomposition

- Processor: simple RISC architecture (MIPS 32 bit)
 - compared to LLVM (state-of-the-art)
- Benchmark: bzip2 (efficient
 - part of SPECint 2006 b

Code quality: on par

notoriously difficult we are proud ©

- Robustness: scales to large functions (some 10³ instructions)
 - use optimality preserving model decomposition

Future

- Complete model for instruction selection
 - yields complete constraint-based model
- How to describe processor architectures?
- Standard model improvements
 - tremendous scope
- Mix of basic and applied research
- Long (very long) term: establish idea as state-of-the-art
 - submit as open source to LLVM project (?)

refation April 26, 2012

ethinking Code Generation Schulte, KTH & SICS

Unison Fact Sheet

www.sics.se/projects/unison

People

Joe Armstrong	Ericsson
---------------	----------

 Mats Carlsson 	SICS
-----------------------------------	------

Frej Drejhammar
 SICS

Gabriel Hjort Blindell (from May 1st)
 KTH & SICS

Christian Schulte (lead)
 KTH & SICS

Funding

 LM Ericsson AB → SICS 	2010 - 2013
-------------------------------------------	-------------

Swedish Research Council (VR) → KTH
 2012 – 2014