Skip to content
View cjhonlyone's full-sized avatar
🏫
Working from home
🏫
Working from home
Block or Report

Block or report cjhonlyone

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned

  1. NandFlashController NandFlashController Public

    AXI Interface Nand Flash Controller (Sync mode)

    Verilog 77 32

  2. picorv32_Xilinx picorv32_Xilinx Public

    A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz

    Verilog 60 17

  3. ADC-lvds ADC-lvds Public

    Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS

    Verilog 41 14

  4. axi-lite-master-interface axi-lite-master-interface Public

    use verilog to config IP with axi-lite interface

    Verilog 5 2

  5. A-guide-of-CRC A-guide-of-CRC Public

    CRC Theory and Implement. explain initial value of CRC

    C 13 5

  6. light52-ise light52-ise Public

    VHDL 6 2